mirror of https://github.com/torvalds/linux.git
dt-bindings: pinctrl: qcom,ipq8064-pinctrl: convert to dtschema
Convert the Qualcomm IPQ8064 TLMM block bindings from text to yaml dt schema format. Signed-off-by: Rayyan Ansari <rayyan.ansari@linaro.org> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Reviewed-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/20240709162009.5166-3-rayyan.ansari@linaro.org Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
This commit is contained in:
Rayyan Ansari
Linus Walleij
parent
31ed8634a2
commit
df1acfd0a5
|
|
@ -1,101 +0,0 @@
|
||||||
Qualcomm IPQ8064 TLMM block
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible: "qcom,ipq8064-pinctrl"
|
|
||||||
- reg: Should be the base address and length of the TLMM block.
|
|
||||||
- interrupts: Should be the parent IRQ of the TLMM block.
|
|
||||||
- interrupt-controller: Marks the device node as an interrupt controller.
|
|
||||||
- #interrupt-cells: Should be two.
|
|
||||||
- gpio-controller: Marks the device node as a GPIO controller.
|
|
||||||
- #gpio-cells : Should be two.
|
|
||||||
The first cell is the gpio pin number and the
|
|
||||||
second cell is used for optional parameters.
|
|
||||||
- gpio-ranges: see ../gpio/gpio.txt
|
|
||||||
|
|
||||||
Optional properties:
|
|
||||||
|
|
||||||
- gpio-reserved-ranges: see ../gpio/gpio.txt
|
|
||||||
|
|
||||||
Please refer to ../gpio/gpio.txt and ../interrupt-controller/interrupts.txt for
|
|
||||||
a general description of GPIO and interrupt bindings.
|
|
||||||
|
|
||||||
Please refer to pinctrl-bindings.txt in this directory for details of the
|
|
||||||
common pinctrl bindings used by client devices, including the meaning of the
|
|
||||||
phrase "pin configuration node".
|
|
||||||
|
|
||||||
Qualcomm's pin configuration nodes act as a container for an arbitrary number of
|
|
||||||
subnodes. Each of these subnodes represents some desired configuration for a
|
|
||||||
pin, a group, or a list of pins or groups. This configuration can include the
|
|
||||||
mux function to select on those pin(s)/group(s), and various pin configuration
|
|
||||||
parameters, such as pull-up, drive strength, etc.
|
|
||||||
|
|
||||||
The name of each subnode is not important; all subnodes should be enumerated
|
|
||||||
and processed purely based on their content.
|
|
||||||
|
|
||||||
Each subnode only affects those parameters that are explicitly listed. In
|
|
||||||
other words, a subnode that lists a mux function but no pin configuration
|
|
||||||
parameters implies no information about any pin configuration parameters.
|
|
||||||
Similarly, a pin subnode that describes a pullup parameter implies no
|
|
||||||
information about e.g. the mux function.
|
|
||||||
|
|
||||||
|
|
||||||
The following generic properties as defined in pinctrl-bindings.txt are valid
|
|
||||||
to specify in a pin configuration subnode:
|
|
||||||
|
|
||||||
pins, function, bias-disable, bias-pull-down, bias-pull-up, drive-strength,
|
|
||||||
output-low, output-high.
|
|
||||||
|
|
||||||
Non-empty subnodes must specify the 'pins' property.
|
|
||||||
|
|
||||||
Valid values for qcom,pins are:
|
|
||||||
gpio0-gpio68
|
|
||||||
Supports mux, bias, and drive-strength
|
|
||||||
|
|
||||||
sdc3_clk, sdc3_cmd, sdc3_data
|
|
||||||
Supports bias and drive-strength
|
|
||||||
|
|
||||||
|
|
||||||
Valid values for function are:
|
|
||||||
mdio, mi2s, pdm, ssbi, spmi, audio_pcm, gpio, gsbi1, gsbi2, gsbi4, gsbi5,
|
|
||||||
gsbi5_spi_cs1, gsbi5_spi_cs2, gsbi5_spi_cs3, gsbi6, gsbi7, nss_spi, sdc1,
|
|
||||||
spdif, nand, tsif1, tsif2, usb_fs_n, usb_fs, usb2_hsic, rgmii2, sata,
|
|
||||||
pcie1_rst, pcie1_prsnt, pcie1_pwren_n, pcie1_pwren, pcie1_pwrflt,
|
|
||||||
pcie1_clk_req, pcie2_rst, pcie2_prsnt, pcie2_pwren_n, pcie2_pwren,
|
|
||||||
pcie2_pwrflt, pcie2_clk_req, pcie3_rst, pcie3_prsnt, pcie3_pwren_n,
|
|
||||||
pcie3_pwren, pcie3_pwrflt, pcie3_clk_req, ps_hold
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
pinmux: pinctrl@800000 {
|
|
||||||
compatible = "qcom,ipq8064-pinctrl";
|
|
||||||
reg = <0x800000 0x4000>;
|
|
||||||
|
|
||||||
gpio-controller;
|
|
||||||
#gpio-cells = <2>;
|
|
||||||
gpio-ranges = <&pinmux 0 0 69>;
|
|
||||||
interrupt-controller;
|
|
||||||
#interrupt-cells = <2>;
|
|
||||||
interrupts = <0 32 0x4>;
|
|
||||||
|
|
||||||
pinctrl-names = "default";
|
|
||||||
pinctrl-0 = <&gsbi5_uart_default>;
|
|
||||||
|
|
||||||
gsbi5_uart_default: gsbi5_uart_default {
|
|
||||||
mux {
|
|
||||||
pins = "gpio18", "gpio19";
|
|
||||||
function = "gsbi5";
|
|
||||||
};
|
|
||||||
|
|
||||||
tx {
|
|
||||||
pins = "gpio18";
|
|
||||||
drive-strength = <4>;
|
|
||||||
bias-disable;
|
|
||||||
};
|
|
||||||
|
|
||||||
rx {
|
|
||||||
pins = "gpio19";
|
|
||||||
drive-strength = <2>;
|
|
||||||
bias-pull-up;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
@ -0,0 +1,108 @@
|
||||||
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/pinctrl/qcom,ipq8064-pinctrl.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: Qualcomm Technologies, Inc. IPQ8064 TLMM block
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Bjorn Andersson <bjorn.andersson@linaro.org>
|
||||||
|
|
||||||
|
description: |
|
||||||
|
Top Level Mode Multiplexer pin controller in Qualcomm IPQ8064 SoC.
|
||||||
|
|
||||||
|
allOf:
|
||||||
|
- $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
const: qcom,ipq8064-pinctrl
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
gpio-reserved-ranges: true
|
||||||
|
|
||||||
|
patternProperties:
|
||||||
|
"-state$":
|
||||||
|
oneOf:
|
||||||
|
- $ref: "#/$defs/qcom-ipq8064-tlmm-state"
|
||||||
|
- patternProperties:
|
||||||
|
"-pins$":
|
||||||
|
$ref: "#/$defs/qcom-ipq8064-tlmm-state"
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
$defs:
|
||||||
|
qcom-ipq8064-tlmm-state:
|
||||||
|
type: object
|
||||||
|
description:
|
||||||
|
Pinctrl node's client devices use subnodes for desired pin configuration.
|
||||||
|
Client device subnodes use below standard properties.
|
||||||
|
$ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state
|
||||||
|
unevaluatedProperties: false
|
||||||
|
|
||||||
|
properties:
|
||||||
|
pins:
|
||||||
|
description:
|
||||||
|
List of gpio pins affected by the properties specified in this
|
||||||
|
subnode.
|
||||||
|
items:
|
||||||
|
oneOf:
|
||||||
|
- pattern: "^gpio([0-9]|[1-5][0-9]|6[0-8])$"
|
||||||
|
- enum: [ sdc3_clk, sdc3_cmd, sdc3_data ]
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 36
|
||||||
|
|
||||||
|
function:
|
||||||
|
description:
|
||||||
|
Specify the alternative function to be configured for the specified
|
||||||
|
pins.
|
||||||
|
enum: [ mdio, mi2s, pdm, ssbi, spmi, audio_pcm, gpio, gsbi1, gsbi2, gsbi4, gsbi5,
|
||||||
|
gsbi5_spi_cs1, gsbi5_spi_cs2, gsbi5_spi_cs3, gsbi6, gsbi7, nss_spi, sdc1,
|
||||||
|
spdif, nand, tsif1, tsif2, usb_fs_n, usb_fs, usb2_hsic, rgmii2, sata,
|
||||||
|
pcie1_rst, pcie1_prsnt, pcie1_pwren_n, pcie1_pwren, pcie1_pwrflt,
|
||||||
|
pcie1_clk_req, pcie2_rst, pcie2_prsnt, pcie2_pwren_n, pcie2_pwren,
|
||||||
|
pcie2_pwrflt, pcie2_clk_req, pcie3_rst, pcie3_prsnt, pcie3_pwren_n,
|
||||||
|
pcie3_pwren, pcie3_pwrflt, pcie3_clk_req, ps_hold ]
|
||||||
|
|
||||||
|
required:
|
||||||
|
- pins
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
|
||||||
|
unevaluatedProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||||
|
tlmm: pinctrl@800000 {
|
||||||
|
compatible = "qcom,ipq8064-pinctrl";
|
||||||
|
reg = <0x00800000 0x4000>;
|
||||||
|
|
||||||
|
gpio-controller;
|
||||||
|
#gpio-cells = <2>;
|
||||||
|
gpio-ranges = <&tlmm 0 0 69>;
|
||||||
|
interrupt-controller;
|
||||||
|
#interrupt-cells = <2>;
|
||||||
|
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
|
||||||
|
uart-state {
|
||||||
|
rx-pins {
|
||||||
|
pins = "gpio19";
|
||||||
|
function = "gsbi5";
|
||||||
|
bias-pull-up;
|
||||||
|
};
|
||||||
|
|
||||||
|
tx-pins {
|
||||||
|
pins = "gpio18";
|
||||||
|
function = "gsbi5";
|
||||||
|
bias-disable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
Loading…
Reference in New Issue