linux/drivers/clk
Xiaolei Wang aacc875a44
clk: imx: Fix an out-of-bounds access in dispmix_csr_clk_dev_data
When num_parents is 4, __clk_register() occurs an out-of-bounds
when accessing parent_names member. Use ARRAY_SIZE() instead of
hardcode number here.

 BUG: KASAN: global-out-of-bounds in __clk_register+0x1844/0x20d8
 Read of size 8 at addr ffff800086988e78 by task kworker/u24:3/59
  Hardware name: NXP i.MX95 19X19 board (DT)
  Workqueue: events_unbound deferred_probe_work_func
  Call trace:
    dump_backtrace+0x94/0xec
    show_stack+0x18/0x24
    dump_stack_lvl+0x8c/0xcc
    print_report+0x398/0x5fc
    kasan_report+0xd4/0x114
    __asan_report_load8_noabort+0x20/0x2c
    __clk_register+0x1844/0x20d8
    clk_hw_register+0x44/0x110
    __clk_hw_register_mux+0x284/0x3a8
    imx95_bc_probe+0x4f4/0xa70

Fixes: 5224b18946 ("clk: imx: add i.MX95 BLK CTL clk driver")
Cc: stable@vger.kernel.org
Reviewed-by: Frank Li <Frank.Li@nxp.com>
Signed-off-by: Xiaolei Wang <xiaolei.wang@windriver.com>
Link: https://lore.kernel.org/r/20250619062108.2016511-1-xiaolei.wang@windriver.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2025-06-19 17:32:40 -07:00
..
actions
analogbits
at91
axis
axs10x
baikal-t1
bcm
berlin
davinci
hisilicon
imgtec
imx clk: imx: Fix an out-of-bounds access in dispmix_csr_clk_dev_data 2025-06-19 17:32:40 -07:00
ingenic
keystone
mediatek
meson
microchip
mmp
mstar
mvebu
mxs
nuvoton
nxp
pistachio
pxa
qcom
ralink
renesas
rockchip I've recently moved computers (among other things) so I'm sending this from a 2025-05-30 09:15:40 -07:00
samsung
sifive
socfpga
sophgo
spacemit
spear
sprd
st
starfive
stm32
sunxi
sunxi-ng I've recently moved computers (among other things) so I'm sending this from a 2025-05-30 09:15:40 -07:00
tegra
thead
ti
uniphier
ux500
versatile
visconti
x86
xilinx
zynq
zynqmp
.kunitconfig
Kconfig
Makefile
clk-apple-nco.c
clk-asm9260.c
clk-aspeed.c
clk-aspeed.h
clk-ast2600.c
clk-axi-clkgen.c
clk-axm5516.c
clk-bd718x7.c
clk-bm1880.c
clk-bulk.c
clk-cdce706.c
clk-cdce925.c
clk-clps711x.c
clk-composite.c
clk-conf.c
clk-cs2000-cp.c
clk-devres.c
clk-divider.c
clk-en7523.c
clk-ep93xx.c
clk-eyeq.c
clk-fixed-factor.c
clk-fixed-mmio.c
clk-fixed-rate.c
clk-fixed-rate_test.c
clk-fixed-rate_test.h
clk-fractional-divider.c
clk-fractional-divider.h
clk-fractional-divider_test.c
clk-fsl-flexspi.c
clk-fsl-sai.c
clk-gate.c
clk-gate_test.c
clk-gemini.c
clk-gpio.c
clk-hi655x.c
clk-highbank.c
clk-hsdk-pll.c
clk-k210.c
clk-lan966x.c
clk-lmk04832.c
clk-lochnagar.c
clk-loongson1.c
clk-loongson2.c
clk-max9485.c
clk-max77686.c
clk-milbeaut.c
clk-moxart.c
clk-multiplier.c
clk-mux.c
clk-nomadik.c
clk-npcm7xx.c
clk-npcm8xx.c
clk-nspire.c
clk-palmas.c
clk-plldig.c
clk-pwm.c
clk-qoriq.c
clk-renesas-pcie.c
clk-rk808.c
clk-s2mps11.c
clk-scmi.c clk: scmi: Handle case where child clocks are initialized before their parents 2025-06-19 17:30:02 -07:00
clk-scpi.c
clk-si514.c
clk-si521xx.c
clk-si544.c
clk-si570.c
clk-si5341.c
clk-si5351.c
clk-si5351.h
clk-sp7021.c
clk-sparx5.c
clk-stm32f4.c
clk-stm32h7.c
clk-tps68470.c
clk-twl.c
clk-twl6040.c
clk-versaclock3.c
clk-versaclock5.c
clk-versaclock7.c
clk-vt8500.c
clk-wm831x.c
clk-xgene.c
clk.c
clk.h
clk_kunit_helpers.c
clk_parent_data_test.h
clk_test.c
clkdev.c
kunit_clk_assigned_rates.h
kunit_clk_assigned_rates_multiple.dtso
kunit_clk_assigned_rates_multiple_consumer.dtso
kunit_clk_assigned_rates_null.dtso
kunit_clk_assigned_rates_null_consumer.dtso
kunit_clk_assigned_rates_one.dtso
kunit_clk_assigned_rates_one_consumer.dtso
kunit_clk_assigned_rates_u64_multiple.dtso
kunit_clk_assigned_rates_u64_multiple_consumer.dtso
kunit_clk_assigned_rates_u64_one.dtso
kunit_clk_assigned_rates_u64_one_consumer.dtso
kunit_clk_assigned_rates_without.dtso
kunit_clk_assigned_rates_without_consumer.dtso
kunit_clk_assigned_rates_zero.dtso
kunit_clk_assigned_rates_zero_consumer.dtso
kunit_clk_fixed_rate_test.dtso
kunit_clk_parent_data_test.dtso