mirror of https://github.com/torvalds/linux.git
03de3e44a7
- Add probing and userspace reporting support for the standard RISC-V
ISA extensions Zilsd and Zclsd, which implement load/store dual
instructions on RV32
- Abstract the register saving code in setup_sigcontext() so it can be
used for stateful RISC-V ISA extensions beyond the vector extension
- Add the SBI extension ID and some initial data structure definitions
for the RISC-V standard SBI debug trigger extension
- Clean up some code slightly: change some page table functions to
avoid atomic operations oinn !SMP and to avoid unnecessary casts to
atomic_long_t; and use the existing RISCV_FULL_BARRIER macro in
place of some open-coded "fence rw,rw" instructions
-----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEElRDoIDdEz9/svf2Kx4+xDQu9KksFAmlQ5hUACgkQx4+xDQu9
KkuzjQ/+LV27EOKp3ofhkN6yD+u/MZJv2L8d/L+iuZ6mC7ynerVqY7jHj1bUtSWG
lGJPLLtB3rWITsN0tTkQZDE+LySABACvGsHsH0jDOPu25EUu8fmKL+4UOBpJ4EmH
GrldJCgJjZiV9/NdFqUSwpsZKfuNC3IT5hQvEfFmBGexMb4O0ch2LTrqNTxsS5eu
x1a5DJPbls8olyTYYMoIIbQMU35bHdQWSGEUBvKpisziD11E5c9P9zZcN/X7TnFZ
9wxDCeCmdtiayJzWECRO5HFErxw16IWOBsW7JwanOLlJuE2vi/hEW3bwAAQMaYSh
FvN6ID9d6fE9cuStNfqILuWeF8cogVkowMzEX9ud6hFp8AKE/mAlF4Rd26qIAbwE
Migv/MjSuMKSYfPIcJ+fkrMoPgMeMCoGW34NtSV7MjSujBYozjjnN/Yc5iSu5rdN
16b08rtusMvQI0Eowt21RO7iXRauK1+6Xcag5WZytD+sdMZkPxOepDK/mZijiida
w8FYENlHEjhlF7A9Uiy8igVCjXJg63r3ctcnzB2wskUb+gfJF9IXdpv0O7ZO6IoJ
6Q4OI3oNhHSWic7noXYu+dSbTT4DjlPpUBnI79X7bPo+6Ck3X9fr8YPpHzKnmHN9
aVixfWk8zShNutROkt+3vQYzgNACcNtMT9Uz5Ce2FI3urqALp1M=
=Pgyz
-----END PGP SIGNATURE-----
Merge tag 'riscv-for-linus-6.19-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux
Pull RISC-V updates from Paul Walmsley:
"Nothing exotic here; these are the cleanup and new ISA extension
probing patches (not including CFI):
- Add probing and userspace reporting support for the standard RISC-V
ISA extensions Zilsd and Zclsd, which implement load/store dual
instructions on RV32
- Abstract the register saving code in setup_sigcontext() so it can
be used for stateful RISC-V ISA extensions beyond the vector
extension
- Add the SBI extension ID and some initial data structure
definitions for the RISC-V standard SBI debug trigger extension
- Clean up some code slightly: change some page table functions to
avoid atomic operations oinn !SMP and to avoid unnecessary casts to
atomic_long_t; and use the existing RISCV_FULL_BARRIER macro in
place of some open-coded 'fence rw,rw' instructions"
* tag 'riscv-for-linus-6.19-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux:
riscv: Add SBI debug trigger extension and function ids
riscv/atomic.h: use RISCV_FULL_BARRIER in _arch_atomic* function.
riscv: hwprobe: export Zilsd and Zclsd ISA extensions
riscv: add ISA extension parsing for Zilsd and Zclsd
dt-bindings: riscv: add Zilsd and Zclsd extension descriptions
riscv: mm: use xchg() on non-atomic_long_t variables, not atomic_long_xchg()
riscv: mm: ptep_get_and_clear(): avoid atomic ops when !CONFIG_SMP
riscv: mm: pmdp_huge_get_and_clear(): avoid atomic ops when !CONFIG_SMP
riscv: signal: abstract header saving for setup_sigcontext
|
||
|---|---|---|
| .. | ||
| access-controllers | ||
| arc | ||
| arm | ||
| ata | ||
| auxdisplay | ||
| board | ||
| bus | ||
| cache | ||
| chrome | ||
| clock | ||
| connector | ||
| counter | ||
| cpu | ||
| cpufreq | ||
| crypto | ||
| csky | ||
| devfreq | ||
| display | ||
| dma | ||
| dpll | ||
| dsp | ||
| dvfs | ||
| edac | ||
| eeprom | ||
| embedded-controller | ||
| extcon | ||
| firmware | ||
| fpga | ||
| fsi | ||
| fuse | ||
| gnss | ||
| goldfish | ||
| gpio | ||
| gpu | ||
| hsi | ||
| hwinfo | ||
| hwlock | ||
| hwmon | ||
| i2c | ||
| i3c | ||
| iio | ||
| infiniband | ||
| input | ||
| interconnect | ||
| interrupt-controller | ||
| iommu | ||
| ipmi | ||
| leds | ||
| loongarch | ||
| mailbox | ||
| media | ||
| memory-controllers | ||
| mfd | ||
| mips | ||
| misc | ||
| mmc | ||
| mtd | ||
| mux | ||
| net | ||
| nios2 | ||
| npu | ||
| nvme | ||
| nvmem | ||
| openrisc/opencores | ||
| opp | ||
| pci | ||
| peci | ||
| perf | ||
| phy | ||
| pinctrl | ||
| pmem | ||
| power | ||
| powerpc | ||
| pps | ||
| ptp | ||
| pwm | ||
| regmap | ||
| regulator | ||
| remoteproc | ||
| reserved-memory | ||
| reset | ||
| riscv | ||
| rng | ||
| rtc | ||
| scsi | ||
| serial | ||
| serio | ||
| sifive | ||
| siox | ||
| slimbus | ||
| soc | ||
| sound | ||
| soundwire | ||
| spi | ||
| spmi | ||
| sram | ||
| thermal | ||
| timer | ||
| timestamp | ||
| tpm | ||
| trigger-source | ||
| ufs | ||
| usb | ||
| virtio | ||
| w1 | ||
| watchdog | ||
| x86 | ||
| xillybus | ||
| .gitignore | ||
| .yamllint | ||
| ABI.rst | ||
| Makefile | ||
| common-properties.txt | ||
| dts-coding-style.rst | ||
| example-schema.yaml | ||
| graph.txt | ||
| incomplete-devices.yaml | ||
| index.rst | ||
| jailhouse.txt | ||
| resource-names.txt | ||
| submitting-patches.rst | ||
| trivial-devices.yaml | ||
| unittest.txt | ||
| vendor-prefixes.yaml | ||
| writing-bindings.rst | ||
| writing-schema.rst | ||
| xilinx.txt | ||