mirror of https://github.com/torvalds/linux.git
997c06330f
As per the i.MX8MP TRM, section 14.2 "AUDIO_BLK_CTRL", table 14.2.3.1.1
"memory map", the definition of the EARC control register shows that the
EARC controller software reset is controlled via bit 0, while the EARC PHY
software reset is controlled via bit 1.
This means that the current definitions of IMX8MP_AUDIOMIX_EARC_RESET_MASK
and IMX8MP_AUDIOMIX_EARC_PHY_RESET_MASK are wrong since their values would
imply that the EARC controller software reset is controlled via bit 1 and
the EARC PHY software reset is controlled via bit 2. Fix them.
Fixes:
|
||
|---|---|---|
| .. | ||
| amlogic | ||
| hisilicon | ||
| starfive | ||
| sti | ||
| tegra | ||
| Kconfig | ||
| Makefile | ||
| core.c | ||
| reset-a10sr.c | ||
| reset-aspeed.c | ||
| reset-ath79.c | ||
| reset-axs10x.c | ||
| reset-bcm6345.c | ||
| reset-berlin.c | ||
| reset-brcmstb-rescal.c | ||
| reset-brcmstb.c | ||
| reset-eyeq.c | ||
| reset-gpio.c | ||
| reset-hsdk.c | ||
| reset-imx-scu.c | ||
| reset-imx7.c | ||
| reset-imx8mp-audiomix.c | ||
| reset-intel-gw.c | ||
| reset-k210.c | ||
| reset-k230.c | ||
| reset-lantiq.c | ||
| reset-lpc18xx.c | ||
| reset-ma35d1.c | ||
| reset-microchip-sparx5.c | ||
| reset-mpfs.c | ||
| reset-npcm.c | ||
| reset-pistachio.c | ||
| reset-qcom-aoss.c | ||
| reset-qcom-pdc.c | ||
| reset-raspberrypi.c | ||
| reset-rzg2l-usbphy-ctrl.c | ||
| reset-rzv2h-usb2phy.c | ||
| reset-scmi.c | ||
| reset-simple.c | ||
| reset-socfpga.c | ||
| reset-spacemit.c | ||
| reset-sunplus.c | ||
| reset-sunxi.c | ||
| reset-th1520.c | ||
| reset-ti-sci.c | ||
| reset-ti-syscon.c | ||
| reset-tn48m.c | ||
| reset-tps380x.c | ||
| reset-uniphier-glue.c | ||
| reset-uniphier.c | ||
| reset-zynq.c | ||
| reset-zynqmp.c | ||