Gh0st
/
linux
mirror of https://github.com/torvalds/linux.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
linux/drivers/gpu/drm/amd/display/dc/dcn10
History
Nicholas Kazlauskas c74f865f14 drm/amd/display: Use hardware sequencer functions for PG control 
[Why & How]
These can differ per ASIC or not be present. Don't call the dcn20 ones
directly but rather the ones defined by the ASIC init table.

Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Reviewed-by: Eric Yang <eric.yang2@amd.com>
Acked-by: Anson Jacob <anson.jacob@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
 		2021-01-21 10:46:05 -05:00
..
Makefile drm/amdgpu/display: drop DCN support for aarch64 2021-01-06 16:24:10 -05:00
dcn10_cm_common.c drm/amd/display: remove dc context from transfer function 2020-09-15 17:52:42 -04:00
dcn10_cm_common.h
…
dcn10_dpp.c drm/amd/display: remove set but not used variable 'pixel_width' 2020-04-30 16:49:09 -04:00
dcn10_dpp.h drm/amd/display: Add DSCL memory low power support 2020-12-01 16:03:40 -05:00
dcn10_dpp_cm.c
…
dcn10_dpp_dscl.c drm/amd/display: Add DSCL memory low power support 2020-12-01 16:03:40 -05:00
dcn10_dwb.c
…
dcn10_dwb.h
…
dcn10_hubbub.c drm/amd/display: Change pstate expected timeout warning to 180us on linux 2020-12-15 11:33:22 -05:00
dcn10_hubbub.h
…
dcn10_hubp.c drm/amd/display: Interfaces for hubp blank and soft reset 2020-12-23 15:01:24 -05:00
dcn10_hubp.h drm/amd/display: Interfaces for hubp blank and soft reset 2020-12-23 15:01:24 -05:00
dcn10_hw_sequencer.c drm/amd/display: Use hardware sequencer functions for PG control 2021-01-21 10:46:05 -05:00
dcn10_hw_sequencer.h drm/amd/display: Revert check for flip pending before locking pipes 2020-10-26 13:30:45 -04:00
dcn10_hw_sequencer_debug.c
…
dcn10_hw_sequencer_debug.h
…
dcn10_init.c drm/amd/display: Update GSL state if leaving immediate flip 2020-10-26 13:33:24 -04:00
dcn10_init.h
…
dcn10_ipp.c
…
dcn10_ipp.h
…
dcn10_link_encoder.c drm/amd/display: fine tune logic of edid max TMDS clock check 2020-07-01 01:59:25 -04:00
dcn10_link_encoder.h drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3) 2020-11-04 17:11:37 -05:00
dcn10_mpc.c drm/amd/display: Initialize stack variable 2021-01-14 00:18:33 -05:00
dcn10_mpc.h drm/amd/display: add getter routine to retrieve mpcc mux 2020-12-23 15:02:55 -05:00
dcn10_opp.c drm/amd/display: Raise DPG height during timing synchronization 2020-10-26 13:29:21 -04:00
dcn10_opp.h
…
dcn10_optc.c drm/amd/display: delay fp2 programming until vactive before lock 2020-12-15 11:34:17 -05:00
dcn10_optc.h drm/amd/display: delay fp2 programming until vactive before lock 2020-12-15 11:34:17 -05:00
dcn10_resource.c drm/amd/display: disable dcn10 pipe split by default 2021-01-14 00:22:16 -05:00
dcn10_resource.h
…
dcn10_stream_encoder.c drm/amd/display: Move common speakersToChannels definition to hw_shared.h 2020-11-10 14:25:15 -05:00
dcn10_stream_encoder.h drm/amd/display: Add missing DP_SEC register definitions and masks 2020-12-15 11:33:33 -05:00