mirror of https://github.com/torvalds/linux.git
d68ba530ec
This commit expands the overall explanation about AMD GPU IPs by adding more details about their interconnection. Note that this commit includes a diagram that provides additional information. v2: fix up TMR - Trusted Memory Region Cc: Alex Deucher <alexander.deucher@amd.com> Cc: Christian König <christian.koenig@amd.com> Cc: Timur Kristóf <timur.kristof@gmail.com> Signed-off-by: Rodrigo Siqueira <siqueira@igalia.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> |
||
|---|---|---|
| .. | ||
| config_example.svg | ||
| dc-arch-overview.svg | ||
| dc-components.svg | ||
| dc-debug.rst | ||
| dc-glossary.rst | ||
| dc_pipeline_overview.svg | ||
| dcn-blocks.rst | ||
| dcn-overview.rst | ||
| dcn2_cm_drm_current.svg | ||
| dcn3_cm_drm_current.svg | ||
| display-contributing.rst | ||
| display-manager.rst | ||
| global_sync_vblank.svg | ||
| index.rst | ||
| mpo-cursor.svg | ||
| mpo-overview.rst | ||
| multi-display-hdcp-mpo-less-pipe-ex.svg | ||
| multi-display-hdcp-mpo.svg | ||
| pipeline_4k_no_split.svg | ||
| pipeline_4k_split.svg | ||
| programming-model-dcn.rst | ||
| single-display-mpo-multi-video.svg | ||
| single-display-mpo.svg | ||
| trace-groups-table.csv | ||
