mirror of https://github.com/torvalds/linux.git
dt-bindings: edac: altera: socfpga: Convert to YAML
Convert the device tree bindings for the Altera SoCFPGA ECC Manager from text to yaml. Signed-off-by: Matthew Gerlach <matthew.gerlach@altera.com> Link: https://lore.kernel.org/r/20250325173139.27634-1-matthew.gerlach@altera.com Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
This commit is contained in:
Matthew Gerlach
Rob Herring (Arm)
parent
18ddd99a01
commit
dd7af14795
|
|
@ -0,0 +1,323 @@
|
||||||
|
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||||||
|
# Copyright (C) 2025 Altera Corporation
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/edac/altr,socfpga-ecc-manager.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: Altera SoCFPGA ECC Manager
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Matthew Gerlach <matthew.gerlach@altera.com>
|
||||||
|
|
||||||
|
description:
|
||||||
|
This binding describes the device tree nodes required for the Altera SoCFPGA
|
||||||
|
ECC Manager for the Cyclone5, Arria5, Arria10, Stratix10, and Agilex chip
|
||||||
|
families.
|
||||||
|
|
||||||
|
properties:
|
||||||
|
|
||||||
|
compatible:
|
||||||
|
oneOf:
|
||||||
|
- items:
|
||||||
|
- const: altr,socfpga-s10-ecc-manager
|
||||||
|
- const: altr,socfpga-a10-ecc-manager
|
||||||
|
- const: altr,socfpga-a10-ecc-manager
|
||||||
|
- const: altr,socfpga-ecc-manager
|
||||||
|
|
||||||
|
"#address-cells":
|
||||||
|
const: 1
|
||||||
|
|
||||||
|
"#size-cells":
|
||||||
|
const: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
interrupt-controller: true
|
||||||
|
|
||||||
|
"#interrupt-cells":
|
||||||
|
const: 2
|
||||||
|
|
||||||
|
ranges: true
|
||||||
|
|
||||||
|
altr,sysmgr-syscon:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||||||
|
description: phandle to Stratix10 System Manager Block with the ECC manager registers
|
||||||
|
|
||||||
|
sdramedac:
|
||||||
|
type: object
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
enum:
|
||||||
|
- altr,sdram-edac-a10
|
||||||
|
- altr,sdram-edac-s10
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
altr,sdr-syscon:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||||||
|
description: phandle to SDRAM parent
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- interrupts
|
||||||
|
- altr,sdr-syscon
|
||||||
|
|
||||||
|
patternProperties:
|
||||||
|
"^ocram-ecc@[a-f0-9]+$":
|
||||||
|
type: object
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
oneOf:
|
||||||
|
- items:
|
||||||
|
- const: altr,socfpga-s10-ocram-ecc
|
||||||
|
- const: altr,socfpga-a10-ocram-ecc
|
||||||
|
- const: altr,socfpga-a10-ocram-ecc
|
||||||
|
- const: altr,socfpga-ocram-ecc
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
iram:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||||||
|
description: phandle to OCRAM parent
|
||||||
|
|
||||||
|
altr,ecc-parent:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||||||
|
description: phandle to OCRAM parent
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
|
||||||
|
"^usb[0-9]-ecc@[a-f0-9]+$":
|
||||||
|
type: object
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
oneOf:
|
||||||
|
- items:
|
||||||
|
- const: altr,socfpga-s10-usb-ecc
|
||||||
|
- const: altr,socfpga-usb-ecc
|
||||||
|
- const: altr,socfpga-usb-ecc
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
altr,ecc-parent:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||||||
|
description: phandle to USB parent
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
- altr,ecc-parent
|
||||||
|
|
||||||
|
"^emac[0-9]-[t,r]x-ecc@[a-f0-9]+$":
|
||||||
|
type: object
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
oneOf:
|
||||||
|
- items:
|
||||||
|
- const: altr,socfpga-s10-eth-mac-ecc
|
||||||
|
- const: altr,socfpga-eth-mac-ecc
|
||||||
|
- const: altr,socfpga-eth-mac-ecc
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
altr,ecc-parent:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||||||
|
description: phandle to ethernet parent
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
- altr,ecc-parent
|
||||||
|
|
||||||
|
"^sdmmc[a-f]-ecc@[a-f0-9]+$":
|
||||||
|
type: object
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
oneOf:
|
||||||
|
- items:
|
||||||
|
- const: altr,socfpga-s10-sdmmc-ecc
|
||||||
|
- const: altr,socfpga-sdmmc-ecc
|
||||||
|
- const: altr,socfpga-sdmmc-ecc
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
minItems: 2
|
||||||
|
maxItems: 4
|
||||||
|
|
||||||
|
altr,ecc-parent:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||||||
|
description: phandle to SD/MMC parent
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
- altr,ecc-parent
|
||||||
|
|
||||||
|
"^l2-ecc@[a-f0-9]+$":
|
||||||
|
type: object
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
enum:
|
||||||
|
- altr,socfpga-a10-l2-ecc
|
||||||
|
- altr,socfpga-l2-ecc
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
|
||||||
|
"^dma-ecc@[a-f0-9]+$":
|
||||||
|
type: object
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
const: altr,socfpga-dma-ecc
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
altr,ecc-parent:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||||||
|
description: phandle to SD/MMC parent
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
- altr,ecc-parent
|
||||||
|
|
||||||
|
if:
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
contains:
|
||||||
|
const: altr,socfpga-ecc-manager
|
||||||
|
then:
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- "#address-cells"
|
||||||
|
- "#size-cells"
|
||||||
|
- ranges
|
||||||
|
|
||||||
|
else:
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- "#address-cells"
|
||||||
|
- "#size-cells"
|
||||||
|
- interrupts
|
||||||
|
- interrupt-controller
|
||||||
|
- "#interrupt-cells"
|
||||||
|
- ranges
|
||||||
|
- altr,sysmgr-syscon
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||||
|
#include <dt-bindings/interrupt-controller/irq.h>
|
||||||
|
eccmgr {
|
||||||
|
compatible = "altr,socfpga-s10-ecc-manager",
|
||||||
|
"altr,socfpga-a10-ecc-manager";
|
||||||
|
altr,sysmgr-syscon = <&sysmgr>;
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <1>;
|
||||||
|
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
interrupt-controller;
|
||||||
|
#interrupt-cells = <2>;
|
||||||
|
ranges;
|
||||||
|
|
||||||
|
sdramedac {
|
||||||
|
compatible = "altr,sdram-edac-s10";
|
||||||
|
altr,sdr-syscon = <&sdr>;
|
||||||
|
interrupts = <16 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
};
|
||||||
|
|
||||||
|
ocram-ecc@ff8cc000 {
|
||||||
|
compatible = "altr,socfpga-s10-ocram-ecc",
|
||||||
|
"altr,socfpga-a10-ocram-ecc";
|
||||||
|
reg = <0xff8cc000 0x100>;
|
||||||
|
altr,ecc-parent = <&ocram>;
|
||||||
|
interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
};
|
||||||
|
|
||||||
|
usb0-ecc@ff8c4000 {
|
||||||
|
compatible = "altr,socfpga-s10-usb-ecc",
|
||||||
|
"altr,socfpga-usb-ecc";
|
||||||
|
reg = <0xff8c4000 0x100>;
|
||||||
|
altr,ecc-parent = <&usb0>;
|
||||||
|
interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
};
|
||||||
|
|
||||||
|
emac0-rx-ecc@ff8c0000 {
|
||||||
|
compatible = "altr,socfpga-s10-eth-mac-ecc",
|
||||||
|
"altr,socfpga-eth-mac-ecc";
|
||||||
|
reg = <0xff8c0000 0x100>;
|
||||||
|
altr,ecc-parent = <&gmac0>;
|
||||||
|
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
};
|
||||||
|
|
||||||
|
emac0-tx-ecc@ff8c0400 {
|
||||||
|
compatible = "altr,socfpga-s10-eth-mac-ecc",
|
||||||
|
"altr,socfpga-eth-mac-ecc";
|
||||||
|
reg = <0xff8c0400 0x100>;
|
||||||
|
altr,ecc-parent = <&gmac0>;
|
||||||
|
interrupts = <5 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
};
|
||||||
|
|
||||||
|
sdmmca-ecc@ff8c8c00 {
|
||||||
|
compatible = "altr,socfpga-s10-sdmmc-ecc",
|
||||||
|
"altr,socfpga-sdmmc-ecc";
|
||||||
|
reg = <0xff8c8c00 0x100>;
|
||||||
|
altr,ecc-parent = <&mmc>;
|
||||||
|
interrupts = <14 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<15 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
@ -1,383 +0,0 @@
|
||||||
Altera SoCFPGA ECC Manager
|
|
||||||
This driver uses the EDAC framework to implement the SOCFPGA ECC Manager.
|
|
||||||
The ECC Manager counts and corrects single bit errors and counts/handles
|
|
||||||
double bit errors which are uncorrectable.
|
|
||||||
|
|
||||||
Cyclone5 and Arria5 ECC Manager
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-ecc-manager"
|
|
||||||
- #address-cells: must be 1
|
|
||||||
- #size-cells: must be 1
|
|
||||||
- ranges : standard definition, should translate from local addresses
|
|
||||||
|
|
||||||
Subcomponents:
|
|
||||||
|
|
||||||
L2 Cache ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-l2-ecc"
|
|
||||||
- reg : Address and size for ECC error interrupt clear registers.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt. Note the rising edge type.
|
|
||||||
|
|
||||||
On Chip RAM ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-ocram-ecc"
|
|
||||||
- reg : Address and size for ECC error interrupt clear registers.
|
|
||||||
- iram : phandle to On-Chip RAM definition.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt. Note the rising edge type.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
eccmgr: eccmgr@ffd08140 {
|
|
||||||
compatible = "altr,socfpga-ecc-manager";
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <1>;
|
|
||||||
ranges;
|
|
||||||
|
|
||||||
l2-ecc@ffd08140 {
|
|
||||||
compatible = "altr,socfpga-l2-ecc";
|
|
||||||
reg = <0xffd08140 0x4>;
|
|
||||||
interrupts = <0 36 1>, <0 37 1>;
|
|
||||||
};
|
|
||||||
|
|
||||||
ocram-ecc@ffd08144 {
|
|
||||||
compatible = "altr,socfpga-ocram-ecc";
|
|
||||||
reg = <0xffd08144 0x4>;
|
|
||||||
iram = <&ocram>;
|
|
||||||
interrupts = <0 178 1>, <0 179 1>;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
||||||
Arria10 SoCFPGA ECC Manager
|
|
||||||
The Arria10 SoC ECC Manager handles the IRQs for each peripheral
|
|
||||||
in a shared register instead of individual IRQs like the Cyclone5
|
|
||||||
and Arria5. Therefore the device tree is different as well.
|
|
||||||
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-a10-ecc-manager"
|
|
||||||
- altr,sysgr-syscon : phandle to Arria10 System Manager Block
|
|
||||||
containing the ECC manager registers.
|
|
||||||
- #address-cells: must be 1
|
|
||||||
- #size-cells: must be 1
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt.
|
|
||||||
- interrupt-controller : boolean indicator that ECC Manager is an interrupt controller
|
|
||||||
- #interrupt-cells : must be set to 2.
|
|
||||||
- ranges : standard definition, should translate from local addresses
|
|
||||||
|
|
||||||
Subcomponents:
|
|
||||||
|
|
||||||
L2 Cache ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-a10-l2-ecc"
|
|
||||||
- reg : Address and size for ECC error interrupt clear registers.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt, in this order.
|
|
||||||
|
|
||||||
On-Chip RAM ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-a10-ocram-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt, in this order.
|
|
||||||
|
|
||||||
Ethernet FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-eth-mac-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent Ethernet node.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt, in this order.
|
|
||||||
|
|
||||||
NAND FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-nand-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent NAND node.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt, in this order.
|
|
||||||
|
|
||||||
DMA FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-dma-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent DMA node.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt, in this order.
|
|
||||||
|
|
||||||
USB FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-usb-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent USB node.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt, in this order.
|
|
||||||
|
|
||||||
QSPI FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-qspi-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent QSPI node.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt, in this order.
|
|
||||||
|
|
||||||
SDMMC FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-sdmmc-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent SD/MMC node.
|
|
||||||
- interrupts : Should be single bit error interrupt, then double bit error
|
|
||||||
interrupt, in this order for port A, and then single bit error interrupt,
|
|
||||||
then double bit error interrupt in this order for port B.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
eccmgr: eccmgr@ffd06000 {
|
|
||||||
compatible = "altr,socfpga-a10-ecc-manager";
|
|
||||||
altr,sysmgr-syscon = <&sysmgr>;
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <1>;
|
|
||||||
interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<0 0 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
interrupt-controller;
|
|
||||||
#interrupt-cells = <2>;
|
|
||||||
ranges;
|
|
||||||
|
|
||||||
l2-ecc@ffd06010 {
|
|
||||||
compatible = "altr,socfpga-a10-l2-ecc";
|
|
||||||
reg = <0xffd06010 0x4>;
|
|
||||||
interrupts = <0 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<32 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
ocram-ecc@ff8c3000 {
|
|
||||||
compatible = "altr,socfpga-a10-ocram-ecc";
|
|
||||||
reg = <0xff8c3000 0x90>;
|
|
||||||
interrupts = <1 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<33 IRQ_TYPE_LEVEL_HIGH> ;
|
|
||||||
};
|
|
||||||
|
|
||||||
emac0-rx-ecc@ff8c0800 {
|
|
||||||
compatible = "altr,socfpga-eth-mac-ecc";
|
|
||||||
reg = <0xff8c0800 0x400>;
|
|
||||||
altr,ecc-parent = <&gmac0>;
|
|
||||||
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<36 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
emac0-tx-ecc@ff8c0c00 {
|
|
||||||
compatible = "altr,socfpga-eth-mac-ecc";
|
|
||||||
reg = <0xff8c0c00 0x400>;
|
|
||||||
altr,ecc-parent = <&gmac0>;
|
|
||||||
interrupts = <5 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<37 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
nand-buf-ecc@ff8c2000 {
|
|
||||||
compatible = "altr,socfpga-nand-ecc";
|
|
||||||
reg = <0xff8c2000 0x400>;
|
|
||||||
altr,ecc-parent = <&nand>;
|
|
||||||
interrupts = <11 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<43 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
nand-rd-ecc@ff8c2400 {
|
|
||||||
compatible = "altr,socfpga-nand-ecc";
|
|
||||||
reg = <0xff8c2400 0x400>;
|
|
||||||
altr,ecc-parent = <&nand>;
|
|
||||||
interrupts = <13 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<45 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
nand-wr-ecc@ff8c2800 {
|
|
||||||
compatible = "altr,socfpga-nand-ecc";
|
|
||||||
reg = <0xff8c2800 0x400>;
|
|
||||||
altr,ecc-parent = <&nand>;
|
|
||||||
interrupts = <12 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<44 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
dma-ecc@ff8c8000 {
|
|
||||||
compatible = "altr,socfpga-dma-ecc";
|
|
||||||
reg = <0xff8c8000 0x400>;
|
|
||||||
altr,ecc-parent = <&pdma>;
|
|
||||||
interrupts = <10 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<42 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
|
|
||||||
usb0-ecc@ff8c8800 {
|
|
||||||
compatible = "altr,socfpga-usb-ecc";
|
|
||||||
reg = <0xff8c8800 0x400>;
|
|
||||||
altr,ecc-parent = <&usb0>;
|
|
||||||
interrupts = <2 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<34 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
qspi-ecc@ff8c8400 {
|
|
||||||
compatible = "altr,socfpga-qspi-ecc";
|
|
||||||
reg = <0xff8c8400 0x400>;
|
|
||||||
altr,ecc-parent = <&qspi>;
|
|
||||||
interrupts = <14 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<46 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
sdmmc-ecc@ff8c2c00 {
|
|
||||||
compatible = "altr,socfpga-sdmmc-ecc";
|
|
||||||
reg = <0xff8c2c00 0x400>;
|
|
||||||
altr,ecc-parent = <&mmc>;
|
|
||||||
interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<47 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<16 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<48 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
||||||
Stratix10 SoCFPGA ECC Manager (ARM64)
|
|
||||||
The Stratix10 SoC ECC Manager handles the IRQs for each peripheral
|
|
||||||
in a shared register similar to the Arria10. However, Stratix10 ECC
|
|
||||||
requires access to registers that can only be read from Secure Monitor
|
|
||||||
with SMC calls. Therefore the device tree is slightly different. Note
|
|
||||||
that only 1 interrupt is sent in Stratix10 because the double bit errors
|
|
||||||
are treated as SErrors in ARM64 instead of IRQs in ARM32.
|
|
||||||
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-s10-ecc-manager"
|
|
||||||
- altr,sysgr-syscon : phandle to Stratix10 System Manager Block
|
|
||||||
containing the ECC manager registers.
|
|
||||||
- interrupts : Should be single bit error interrupt.
|
|
||||||
- interrupt-controller : boolean indicator that ECC Manager is an interrupt controller
|
|
||||||
- #interrupt-cells : must be set to 2.
|
|
||||||
- #address-cells: must be 1
|
|
||||||
- #size-cells: must be 1
|
|
||||||
- ranges : standard definition, should translate from local addresses
|
|
||||||
|
|
||||||
Subcomponents:
|
|
||||||
|
|
||||||
SDRAM ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,sdram-edac-s10"
|
|
||||||
- interrupts : Should be single bit error interrupt.
|
|
||||||
|
|
||||||
On-Chip RAM ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-s10-ocram-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent OCRAM node.
|
|
||||||
- interrupts : Should be single bit error interrupt.
|
|
||||||
|
|
||||||
Ethernet FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-s10-eth-mac-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent Ethernet node.
|
|
||||||
- interrupts : Should be single bit error interrupt.
|
|
||||||
|
|
||||||
NAND FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-s10-nand-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent NAND node.
|
|
||||||
- interrupts : Should be single bit error interrupt.
|
|
||||||
|
|
||||||
DMA FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-s10-dma-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent DMA node.
|
|
||||||
- interrupts : Should be single bit error interrupt.
|
|
||||||
|
|
||||||
USB FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-s10-usb-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent USB node.
|
|
||||||
- interrupts : Should be single bit error interrupt.
|
|
||||||
|
|
||||||
SDMMC FIFO ECC
|
|
||||||
Required Properties:
|
|
||||||
- compatible : Should be "altr,socfpga-s10-sdmmc-ecc"
|
|
||||||
- reg : Address and size for ECC block registers.
|
|
||||||
- altr,ecc-parent : phandle to parent SD/MMC node.
|
|
||||||
- interrupts : Should be single bit error interrupt for port A
|
|
||||||
and then single bit error interrupt for port B.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
eccmgr {
|
|
||||||
compatible = "altr,socfpga-s10-ecc-manager";
|
|
||||||
altr,sysmgr-syscon = <&sysmgr>;
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <1>;
|
|
||||||
interrupts = <0 15 4>;
|
|
||||||
interrupt-controller;
|
|
||||||
#interrupt-cells = <2>;
|
|
||||||
ranges;
|
|
||||||
|
|
||||||
sdramedac {
|
|
||||||
compatible = "altr,sdram-edac-s10";
|
|
||||||
interrupts = <16 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
ocram-ecc@ff8cc000 {
|
|
||||||
compatible = "altr,socfpga-s10-ocram-ecc";
|
|
||||||
reg = <ff8cc000 0x100>;
|
|
||||||
altr,ecc-parent = <&ocram>;
|
|
||||||
interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
emac0-rx-ecc@ff8c0000 {
|
|
||||||
compatible = "altr,socfpga-s10-eth-mac-ecc";
|
|
||||||
reg = <0xff8c0000 0x100>;
|
|
||||||
altr,ecc-parent = <&gmac0>;
|
|
||||||
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
emac0-tx-ecc@ff8c0400 {
|
|
||||||
compatible = "altr,socfpga-s10-eth-mac-ecc";
|
|
||||||
reg = <0xff8c0400 0x100>;
|
|
||||||
altr,ecc-parent = <&gmac0>;
|
|
||||||
interrupts = <5 IRQ_TYPE_LEVEL_HIGH>'
|
|
||||||
};
|
|
||||||
|
|
||||||
nand-buf-ecc@ff8c8000 {
|
|
||||||
compatible = "altr,socfpga-s10-nand-ecc";
|
|
||||||
reg = <0xff8c8000 0x100>;
|
|
||||||
altr,ecc-parent = <&nand>;
|
|
||||||
interrupts = <11 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
nand-rd-ecc@ff8c8400 {
|
|
||||||
compatible = "altr,socfpga-s10-nand-ecc";
|
|
||||||
reg = <0xff8c8400 0x100>;
|
|
||||||
altr,ecc-parent = <&nand>;
|
|
||||||
interrupts = <13 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
nand-wr-ecc@ff8c8800 {
|
|
||||||
compatible = "altr,socfpga-s10-nand-ecc";
|
|
||||||
reg = <0xff8c8800 0x100>;
|
|
||||||
altr,ecc-parent = <&nand>;
|
|
||||||
interrupts = <12 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
dma-ecc@ff8c9000 {
|
|
||||||
compatible = "altr,socfpga-s10-dma-ecc";
|
|
||||||
reg = <0xff8c9000 0x100>;
|
|
||||||
altr,ecc-parent = <&pdma>;
|
|
||||||
interrupts = <10 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
|
|
||||||
usb0-ecc@ff8c4000 {
|
|
||||||
compatible = "altr,socfpga-s10-usb-ecc";
|
|
||||||
reg = <0xff8c4000 0x100>;
|
|
||||||
altr,ecc-parent = <&usb0>;
|
|
||||||
interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
|
|
||||||
sdmmc-ecc@ff8c8c00 {
|
|
||||||
compatible = "altr,socfpga-s10-sdmmc-ecc";
|
|
||||||
reg = <0xff8c8c00 0x100>;
|
|
||||||
altr,ecc-parent = <&mmc>;
|
|
||||||
interrupts = <14 IRQ_TYPE_LEVEL_HIGH>,
|
|
||||||
<15 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
@ -3133,6 +3133,11 @@ M: Dinh Nguyen <dinguyen@kernel.org>
|
||||||
S: Maintained
|
S: Maintained
|
||||||
F: drivers/clk/socfpga/
|
F: drivers/clk/socfpga/
|
||||||
|
|
||||||
|
ARM/SOCFPGA EDAC BINDINGS
|
||||||
|
M: Matthew Gerlach <matthew.gerlach@altera.com>
|
||||||
|
S: Maintained
|
||||||
|
F: Documentation/devicetree/bindings/edac/altr,socfpga-ecc-manager.yaml
|
||||||
|
|
||||||
ARM/SOCFPGA EDAC SUPPORT
|
ARM/SOCFPGA EDAC SUPPORT
|
||||||
M: Dinh Nguyen <dinguyen@kernel.org>
|
M: Dinh Nguyen <dinguyen@kernel.org>
|
||||||
S: Maintained
|
S: Maintained
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue