Allwinner Clock Fixes for 6.17

One fix for the clock rate readback on the recently added dual divider
 clocks.
 -----BEGIN PGP SIGNATURE-----
 
 iQJCBAABCgAsFiEE2nN1m/hhnkhOWjtHOJpUIZwPJDAFAmjLizUOHHdlbnNAY3Np
 ZS5vcmcACgkQOJpUIZwPJDAyBhAAzKWMcB/v0Q+g0mm5Q39DR6kn5qjNhiT6CxWz
 btVQAVgplIjCrC4ULfCBPtxCQn58pZnjGziXCIYMqIhtvbJcqenhntk9AKYOyuMf
 Yh/9RYb19QCPB3nS0rOv+TzHQwwzLi194+AyzBWFcJ8qirZUrUNwm88PMNr0sQck
 gpaHdWWh6p2KvXe6ZeiBkBZNucne22rynljW+3kil5BE6EiX3qGivXwEPqYRlpFT
 NgNCQwcAIa+cYzoDBA9vsEgNF3zFELxCj0y812pUD6rG8/vzbp9pycuSjRm7qc3g
 wfKEgPQEy7rch8YCpKjdEVXhJgk4HmBGBQRCEUJ72tc+NSKtCeJYVKyYsWOk07ER
 jJdoI8m2wnVhHMFJPGl6n9Dysbp3Lqv/tqlJym0KpcQR4dtwfp7KmG1Givriinpm
 H/Ve6DqqTwIeYie0/1NpCEmWxYrZMuACO3N0nuJStJS2o9qQQ4Eu5Vv+MglgweSe
 Ib4Fi+2C05lUQ7Mra45MmpH/Hs0Rjtte9emWWd3chwhRZb3eG1jDxA+Kt3wAWHQL
 O6ScjoczviXa3BuPH7W/S5MUejK2hqB36cc2sQjV/MJHijZ+Wl4WHwG1E6dQ6jyD
 wExTiVE/r/wj5tI577MWsKQT6V5n2u7IlwJ03qNol/4R9huYvbRBgim9Qit3SdLB
 hmaYKVk=
 =ae+r
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJIBAABCAAyFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmjOLW0UHHN3Ym95ZEBj
 aHJvbWl1bS5vcmcACgkQrQKIl8bklSVPMQ//eur+V3iEv2EUrPqansskYKZmNFHM
 VMHru23wT3vBpF4jG9/krXUfCekLKftuuDE0OpQG3UnvTgitUmwABM+E7s1CPwu5
 iEVNuwbNpRVlCWaeozOBiqZZka1eVEl7WwQqfvu9YBSi3PKOOmU9+67zkYuVbnDj
 80b2KbrjiOV2rB64vYZVCBKQl4ZLvwf6AYxg6FGKeHcf4DhRKUjc5uFvvkgiuLTY
 1bdtgpN5t7mnT/Qiw/btcY/ku6g4VIfzHdC5MC0EnIhIGKlhTqNDbQTu6I7O4kC7
 HV5AhYHq5kIelwJ/z+UGEq8VIHj59ToDByATbNDtnKSQp36OLRDN6F79pImUI8ig
 B47/tzfdEStvqfcBNvltsUnZocinDQQOhuyf7tJU5PFoTxVjJ4z+4ad645c+GEMD
 hkJcenmKj9FxSuTMV7LmuwAd1DnCXVxNtPacbMddrrJ2f0DGWbIkwvaRsFieQwSx
 jJSurBqZ7YMuC2UJN2b0GmCoC4LYDCrOB3cORgyLoGqVohz4LKOpRKMwAC01FiE7
 YPabQiNAHDbmlHJth8qlRMBTHBMP5hZ/qyKYsJs+aWKaB69XrSqxVlawlMS3ZhbM
 WnlpDRHAlWyGeCaAcH9GlNuDZu+jAQDGNV1G8BOhaSZkzbR4cENrIpGOdRM3evPf
 XG1VPXVhSfOGlfk=
 =a0Dy
 -----END PGP SIGNATURE-----

Merge tag 'sunxi-clk-fixes-for-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux into clk-fixes

Pull an Allwinner clk driver fix from Chen-Yu Tsai:

 - One fix for the clock rate readback on the recently added dual
   divider clocks

* tag 'sunxi-clk-fixes-for-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux:
  clk: sunxi-ng: mp: Fix dual-divider clock rate readback
This commit is contained in:
Stephen Boyd 2025-09-19 21:28:01 -07:00
commit 764c921bf0
1 changed files with 1 additions and 1 deletions

View File

@ -185,7 +185,7 @@ static unsigned long ccu_mp_recalc_rate(struct clk_hw *hw,
p &= (1 << cmp->p.width) - 1; p &= (1 << cmp->p.width) - 1;
if (cmp->common.features & CCU_FEATURE_DUAL_DIV) if (cmp->common.features & CCU_FEATURE_DUAL_DIV)
rate = (parent_rate / p) / m; rate = (parent_rate / (p + cmp->p.offset)) / m;
else else
rate = (parent_rate >> p) / m; rate = (parent_rate >> p) / m;