mirror of https://github.com/torvalds/linux.git
dt-bindings: reset: Add T-HEAD TH1520 SoC Reset Controller
Add a YAML schema for the T-HEAD TH1520 SoC reset controller. This controller manages resets for subsystems such as the GPU within the TH1520 SoC. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Michal Wilczynski <m.wilczynski@samsung.com> Link: https://lore.kernel.org/r/20250303152511.494405-2-m.wilczynski@samsung.com Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
This commit is contained in:
parent
0af2f6be1b
commit
30e7573bab
|
|
@ -0,0 +1,44 @@
|
|||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/reset/thead,th1520-reset.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: T-HEAD TH1520 SoC Reset Controller
|
||||
|
||||
description:
|
||||
The T-HEAD TH1520 reset controller is a hardware block that asserts/deasserts
|
||||
resets for SoC subsystems.
|
||||
|
||||
maintainers:
|
||||
- Michal Wilczynski <m.wilczynski@samsung.com>
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- thead,th1520-reset
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
"#reset-cells":
|
||||
const: 1
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- "#reset-cells"
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
soc {
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
rst: reset-controller@ffef528000 {
|
||||
compatible = "thead,th1520-reset";
|
||||
reg = <0xff 0xef528000 0x0 0x1000>;
|
||||
#reset-cells = <1>;
|
||||
};
|
||||
};
|
||||
|
|
@ -20825,6 +20825,7 @@ F: Documentation/devicetree/bindings/firmware/thead,th1520-aon.yaml
|
|||
F: Documentation/devicetree/bindings/mailbox/thead,th1520-mbox.yaml
|
||||
F: Documentation/devicetree/bindings/net/thead,th1520-gmac.yaml
|
||||
F: Documentation/devicetree/bindings/pinctrl/thead,th1520-pinctrl.yaml
|
||||
F: Documentation/devicetree/bindings/reset/thead,th1520-reset.yaml
|
||||
F: arch/riscv/boot/dts/thead/
|
||||
F: drivers/clk/thead/clk-th1520-ap.c
|
||||
F: drivers/firmware/thead,th1520-aon.c
|
||||
|
|
@ -20834,6 +20835,7 @@ F: drivers/pinctrl/pinctrl-th1520.c
|
|||
F: drivers/pmdomain/thead/
|
||||
F: include/dt-bindings/clock/thead,th1520-clk-ap.h
|
||||
F: include/dt-bindings/power/thead,th1520-power.h
|
||||
F: include/dt-bindings/reset/thead,th1520-reset.h
|
||||
F: include/linux/firmware/thead/thead,th1520-aon.h
|
||||
|
||||
RNBD BLOCK DRIVERS
|
||||
|
|
|
|||
|
|
@ -0,0 +1,16 @@
|
|||
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
||||
/*
|
||||
* Copyright (c) 2024 Samsung Electronics Co., Ltd.
|
||||
* Author: Michal Wilczynski <m.wilczynski@samsung.com>
|
||||
*/
|
||||
|
||||
#ifndef _DT_BINDINGS_TH1520_RESET_H
|
||||
#define _DT_BINDINGS_TH1520_RESET_H
|
||||
|
||||
#define TH1520_RESET_ID_GPU 0
|
||||
#define TH1520_RESET_ID_GPU_CLKGEN 1
|
||||
#define TH1520_RESET_ID_NPU 2
|
||||
#define TH1520_RESET_ID_WDT0 3
|
||||
#define TH1520_RESET_ID_WDT1 4
|
||||
|
||||
#endif /* _DT_BINDINGS_TH1520_RESET_H */
|
||||
Loading…
Reference in New Issue