mirror of https://github.com/torvalds/linux.git
PCI: mediatek: Use generic MACRO for TPVPERL delay
Use the generic PCI MACRO for TPVPERL delay to wait for clock and power stabilization after PERST# Signal instead of the raw value of 100 ms. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com> Signed-off-by: Manivannan Sadhasivam <mani@kernel.org> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Link: https://patch.msgid.link/20251020111121.31779-5-ansuelsmth@gmail.com
This commit is contained in:
parent
04305367fa
commit
2d58bc7777
|
|
@ -697,12 +697,7 @@ static int mtk_pcie_startup_port_v2(struct mtk_pcie_port *port)
|
||||||
*/
|
*/
|
||||||
writel(PCIE_LINKDOWN_RST_EN, port->base + PCIE_RST_CTRL);
|
writel(PCIE_LINKDOWN_RST_EN, port->base + PCIE_RST_CTRL);
|
||||||
|
|
||||||
/*
|
msleep(PCIE_T_PVPERL_MS);
|
||||||
* Described in PCIe CEM specification sections 2.2 (PERST# Signal) and
|
|
||||||
* 2.2.1 (Initial Power-Up (G3 to S0)). The deassertion of PERST# should
|
|
||||||
* be delayed 100ms (TPVPERL) for the power and clock to become stable.
|
|
||||||
*/
|
|
||||||
msleep(100);
|
|
||||||
|
|
||||||
/* De-assert PHY, PE, PIPE, MAC and configuration reset */
|
/* De-assert PHY, PE, PIPE, MAC and configuration reset */
|
||||||
val = readl(port->base + PCIE_RST_CTRL);
|
val = readl(port->base + PCIE_RST_CTRL);
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue