mirror of https://github.com/torvalds/linux.git
soc: devicetree updates for 6.19
Three new SoCs got added in existing arm64 chip families:
- Renesas R-Car X5H (R8A78000) is a new generation of automotive SoCs,
based on 16 Cortex-A720 (Armv9.2) cores, which makes the the currently
highest-perforance embedded SoC.
- TI AM62L is a new variant of the AM62 family of industrial SoCs, this
one comes without a GPU.
- Qualcomm MSM8937 (Snapdragon 430) is an older mobile phone chip based
on Cortex-A53, and closely related to MSM8917 (Snapdragn 425), which we
already support.
In addition, there are a good number of newly supported machines
across SoC families:
- Two Aspeed AST2600 (Cortex-A7) based BMC setups for large servers
- Mobile Phones and tables based on Mediatek MT6582, Nvidia Tegra124,
Qualcomm MSM8937 and Qualcomm MSM8939,
- Two Laptops based on Qualcomm SoCs: one using the older sdm850, the
other using x1p42100.
- One Router based on Rockchips RK3568
- 24 variants of the Enclustra Mercury system-on-module, all based on
32-bit Intel/Altera SocFPGA chips, plus two boards using 64-bit
SocFPGA Agilex chips..
- 30 industrial/embedded boards and single-board computers, using
various chips from NXP, Rockchips, Mediatek, TI, Amlogic, Qualcomm,
Spacemit, and Starfive.
In total there are 783 commits here, the majority of these improving
hardware support and cleaning up devicetree files across the tree, with
the majority of the changes going into the Qualcomm, NXP, Renesas and
Rockchips platforms.
-----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmky+McACgkQmmx57+YA
GNkhhRAAjdnThWA5OtTdI+pflVHKk9KGQSNm5hsDx1p4yL48JElwK4vP76LjNP14
AtHQu6I4wpA1zz9movO1SSBfglix8PwaqvPNXc75Dc9ZA2CNJOUTGciuZRRAyysj
s8iZ7FnR0kxzhQmnAjbeoBU+T1rwZ5Y3rSL3e7/ABlbmg2lDcuepKlhg7GCLLvjZ
9G0ukLNQMFwItqzmwR67hXQAFkdDyhVVNkiDvJyQxOEexNVbyM4hwFVnxYdx01rC
/zwv5n8p1IrTvuMXvGq/EctMwjwH2E36oDRlZe/+jBnNq0bbVyR41j8rSwPjGQDs
G2eXJga4q+QRXGa1z7+P97z6faaGgcYlcs4STGy+yzTN4yfyxJ6PLn5ewJxl5Jtt
wqGl0P+SrYoerikHBueE8YMrjRgR2+tmh4UHKw+ZFnQL7HWH0j5wF0HNHOM68HrZ
w6H357yO1UIRGMvDbeXbsuk0o/mGMyFT8RNcssYv57VLKaFRQ7A4jrGdfmCR8ZAD
A4yB3Lrn8UFiC27zDdOoM5K6NyRZaltc8tArz2xaZVQfUqNny37+WNWCWjIDFpfQ
HeOGtF1D9UhhnpKZDuEEAgwC0EkGDwD0XwlI13gmn/V6QqDCTJ2+Jw6DwGvpGMpS
7jhopTSzxoUWt4R7aEfs+hQSVB1pDpYQaz74YNynehYT8EhYtOA=
=1SN1
-----END PGP SIGNATURE-----
Merge tag 'soc-dt-6.19' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc
Pull SoC devicetree updates from Arnd Bergmann:
"Three new SoCs got added in existing arm64 chip families:
- Renesas R-Car X5H (R8A78000) is a new generation of automotive
SoCs, based on 16 Cortex-A720 (Armv9.2) cores, which makes the the
currently highest-perforance embedded SoC.
- TI AM62L is a new variant of the AM62 family of industrial SoCs,
this one comes without a GPU.
- Qualcomm MSM8937 (Snapdragon 430) is an older mobile phone chip
based on Cortex-A53, and closely related to MSM8917 (Snapdragn
425), which we already support.
In addition, there are a good number of newly supported machines
across SoC families:
- Two Aspeed AST2600 (Cortex-A7) based BMC setups for large servers
- Mobile Phones and tables based on Mediatek MT6582, Nvidia Tegra124,
Qualcomm MSM8937 and Qualcomm MSM8939,
- Two Laptops based on Qualcomm SoCs: one using the older sdm850, the
other using x1p42100.
- One Router based on Rockchips RK3568
- 24 variants of the Enclustra Mercury system-on-module, all based on
32-bit Intel/Altera SocFPGA chips, plus two boards using 64-bit
SocFPGA Agilex chips..
- 30 industrial/embedded boards and single-board computers, using
various chips from NXP, Rockchips, Mediatek, TI, Amlogic, Qualcomm,
Spacemit, and Starfive.
In total there are 783 commits here, the majority of these improving
hardware support and cleaning up devicetree files across the tree,
with the majority of the changes going into the Qualcomm, NXP, Renesas
and Rockchips platforms"
* tag 'soc-dt-6.19' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc: (782 commits)
arm64: dts: mediatek: mt8195: Fix address range for JPEG decoder core 1
ARM: dts: samsung: exynos4412-midas: turn off SDIO WLAN chip during system suspend
ARM: dts: samsung: exynos4210-trats: turn off SDIO WLAN chip during system suspend
ARM: dts: samsung: exynos4210-i9100: turn off SDIO WLAN chip during system suspend
ARM: dts: samsung: universal_c210: turn off SDIO WLAN chip during system suspend
arm64: dts: amlogic: meson-g12b: Fix L2 cache reference for S922X CPUs
arm64: dts: Add gpio_intc node for Amlogic S7D SoCs
arm64: dts: Add gpio_intc node for Amlogic S7 SoCs
arm64: dts: Add gpio_intc node for Amlogic S6 SoCs
arm64: dts: amlogic: s7d: add ao secure node
arm64: dts: amlogic: s7: add ao secure node
arm64: dts: amlogic: s6: add ao secure node
arm64: dts: amlogic: Fix the register name of the 'DBI' region
dts: arm64: amlogic: add a5 pinctrl node
arm64: dts: amlogic: s7d: add power domain controller node
arm64: dts: amlogic: s7: add power domain controller node
arm64: dts: amlogic: s6: add power domain controller node
dts: arm64: amlogic: Add ISP related nodes for C3
arm64: dts: meson: add initial device-tree for Tanix TX9 Pro
dt-bindings: arm: amlogic: add support for Tanix TX9 Pro
...
This commit is contained in:
Linus Torvalds
commit
0cac5ce06e
|
|
@ -31,7 +31,9 @@ properties:
|
|||
- description: Mercury+ AA1 boards
|
||||
items:
|
||||
- enum:
|
||||
- enclustra,mercury-pe1
|
||||
- enclustra,mercury-aa1-pe1
|
||||
- enclustra,mercury-aa1-pe3
|
||||
- enclustra,mercury-aa1-st1
|
||||
- google,chameleon-v3
|
||||
- const: enclustra,mercury-aa1
|
||||
- const: altr,socfpga-arria10
|
||||
|
|
@ -52,6 +54,26 @@ properties:
|
|||
- const: altr,socfpga-cyclone5
|
||||
- const: altr,socfpga
|
||||
|
||||
- description: Mercury SA1 boards
|
||||
items:
|
||||
- enum:
|
||||
- enclustra,mercury-sa1-pe1
|
||||
- enclustra,mercury-sa1-pe3
|
||||
- enclustra,mercury-sa1-st1
|
||||
- const: enclustra,mercury-sa1
|
||||
- const: altr,socfpga-cyclone5
|
||||
- const: altr,socfpga
|
||||
|
||||
- description: Mercury+ SA2 boards
|
||||
items:
|
||||
- enum:
|
||||
- enclustra,mercury-sa2-pe1
|
||||
- enclustra,mercury-sa2-pe3
|
||||
- enclustra,mercury-sa2-st1
|
||||
- const: enclustra,mercury-sa2
|
||||
- const: altr,socfpga-cyclone5
|
||||
- const: altr,socfpga
|
||||
|
||||
- description: Stratix 10 boards
|
||||
items:
|
||||
- enum:
|
||||
|
|
|
|||
|
|
@ -134,6 +134,7 @@ properties:
|
|||
- libretech,aml-s912-pc
|
||||
- minix,neo-u9h
|
||||
- nexbox,a1
|
||||
- oranth,tx9-pro
|
||||
- tronsmart,vega-s96
|
||||
- ugoos,am3
|
||||
- videostrong,gxm-kiii-pro
|
||||
|
|
|
|||
|
|
@ -93,7 +93,10 @@ properties:
|
|||
- facebook,minerva-cmc
|
||||
- facebook,santabarbara-bmc
|
||||
- facebook,yosemite4-bmc
|
||||
- facebook,yosemite5-bmc
|
||||
- ibm,balcones-bmc
|
||||
- ibm,blueridge-bmc
|
||||
- ibm,bonnell-bmc
|
||||
- ibm,everest-bmc
|
||||
- ibm,fuji-bmc
|
||||
- ibm,rainier-bmc
|
||||
|
|
|
|||
|
|
@ -1106,11 +1106,14 @@ properties:
|
|||
- gateworks,imx8mp-gw75xx-2x # i.MX8MP Gateworks Board
|
||||
- gateworks,imx8mp-gw82xx-2x # i.MX8MP Gateworks Board
|
||||
- gocontroll,moduline-display # GOcontroll Moduline Display controller
|
||||
- prt,prt8ml # Protonic PRT8ML
|
||||
- skov,imx8mp-skov-basic # SKOV i.MX8MP baseboard without frontplate
|
||||
- skov,imx8mp-skov-revb-hdmi # SKOV i.MX8MP climate control without panel
|
||||
- skov,imx8mp-skov-revb-lt6 # SKOV i.MX8MP climate control with 7” panel
|
||||
- skov,imx8mp-skov-revb-mi1010ait-1cp1 # SKOV i.MX8MP climate control with 10.1" panel
|
||||
- skov,imx8mp-skov-revc-hdmi # SKOV i.MX8MP climate control without panel
|
||||
- skov,imx8mp-skov-revc-bd500 # SKOV i.MX8MP climate control with LED frontplate
|
||||
- skov,imx8mp-skov-revc-jutouch-jt101tm023 # SKOV i.MX8MP climate control with 10" JuTouch panel
|
||||
- skov,imx8mp-skov-revc-tian-g07017 # SKOV i.MX8MP climate control with 7" panel
|
||||
- ultratronik,imx8mp-ultra-mach-sbc # Ultratronik SBC i.MX8MP based board
|
||||
- ysoft,imx8mp-iota2-lumpy # Y Soft i.MX8MP IOTA2 Lumpy Board
|
||||
|
|
@ -1430,6 +1433,7 @@ properties:
|
|||
- enum:
|
||||
- fsl,imx95-15x15-evk # i.MX95 15x15 EVK Board
|
||||
- fsl,imx95-19x19-evk # i.MX95 19x19 EVK Board
|
||||
- toradex,verdin-imx95-19x19-evk # i.MX95 Verdin Evaluation Kit (EVK)
|
||||
- const: fsl,imx95
|
||||
|
||||
- description: PHYTEC i.MX 95 FPSC based Boards
|
||||
|
|
@ -1439,6 +1443,12 @@ properties:
|
|||
- const: phytec,imx95-phycore-fpsc # phyCORE-i.MX 95 FPSC
|
||||
- const: fsl,imx95
|
||||
|
||||
- description: Toradex Boards with SMARC iMX95 Modules
|
||||
items:
|
||||
- const: toradex,smarc-imx95-dev # Toradex SMARC iMX95 on Toradex SMARC Development Board
|
||||
- const: toradex,smarc-imx95 # Toradex SMARC iMX95 Module
|
||||
- const: fsl,imx95
|
||||
|
||||
- description: i.MXRT1050 based Boards
|
||||
items:
|
||||
- enum:
|
||||
|
|
@ -1492,6 +1502,13 @@ properties:
|
|||
- const: tq,imx93-tqma9352 # TQ-Systems GmbH i.MX93 TQMa93xxCA/LA SOM
|
||||
- const: fsl,imx93
|
||||
|
||||
- description: PHYTEC phyCORE-i.MX91 SoM based boards
|
||||
items:
|
||||
- enum:
|
||||
- phytec,imx91-phyboard-segin # phyBOARD-Segin with i.MX91
|
||||
- const: phytec,imx91-phycore-som # phyCORE-i.MX91 SoM
|
||||
- const: fsl,imx91
|
||||
|
||||
- description: PHYTEC phyCORE-i.MX93 SoM based boards
|
||||
items:
|
||||
- enum:
|
||||
|
|
|
|||
|
|
@ -21,10 +21,17 @@ properties:
|
|||
- intel,socfpga-agilex-n6000
|
||||
- intel,socfpga-agilex-socdk
|
||||
- const: intel,socfpga-agilex
|
||||
- description: Agilex3 boards
|
||||
items:
|
||||
- enum:
|
||||
- intel,socfpga-agilex3-socdk
|
||||
- const: intel,socfpga-agilex3
|
||||
- const: intel,socfpga-agilex5
|
||||
- description: Agilex5 boards
|
||||
items:
|
||||
- enum:
|
||||
- intel,socfpga-agilex5-socdk
|
||||
- intel,socfpga-agilex5-socdk-013b
|
||||
- intel,socfpga-agilex5-socdk-nand
|
||||
- const: intel,socfpga-agilex5
|
||||
|
||||
|
|
|
|||
|
|
@ -38,6 +38,7 @@ properties:
|
|||
- const: mediatek,mt6580
|
||||
- items:
|
||||
- enum:
|
||||
- alcatel,yarisxl
|
||||
- prestigio,pmt5008-3g
|
||||
- const: mediatek,mt6582
|
||||
- items:
|
||||
|
|
@ -113,6 +114,12 @@ properties:
|
|||
- const: bananapi,bpi-r4-2g5
|
||||
- const: bananapi,bpi-r4
|
||||
- const: mediatek,mt7988a
|
||||
- items:
|
||||
- enum:
|
||||
- bananapi,bpi-r4-pro-4e
|
||||
- bananapi,bpi-r4-pro-8x
|
||||
- const: bananapi,bpi-r4-pro
|
||||
- const: mediatek,mt7988a
|
||||
- items:
|
||||
- enum:
|
||||
- mediatek,mt8127-moose
|
||||
|
|
@ -445,6 +452,7 @@ properties:
|
|||
- enum:
|
||||
- kontron,3-5-sbc-i1200
|
||||
- mediatek,mt8395-evk
|
||||
- mediatek,mt8395-evk-ufs
|
||||
- radxa,nio-12l
|
||||
- const: mediatek,mt8395
|
||||
- const: mediatek,mt8195
|
||||
|
|
|
|||
|
|
@ -88,6 +88,7 @@ properties:
|
|||
|
||||
- items:
|
||||
- enum:
|
||||
- asus,z00t
|
||||
- huawei,kiwi
|
||||
- longcheer,l9100
|
||||
- samsung,a7
|
||||
|
|
@ -191,6 +192,11 @@ properties:
|
|||
- xiaomi,riva
|
||||
- const: qcom,msm8917
|
||||
|
||||
- items:
|
||||
- enum:
|
||||
- xiaomi,land
|
||||
- const: qcom,msm8937
|
||||
|
||||
- items:
|
||||
- enum:
|
||||
- flipkart,rimob
|
||||
|
|
@ -340,6 +346,7 @@ properties:
|
|||
- particle,tachyon
|
||||
- qcom,qcm6490-idp
|
||||
- qcom,qcs6490-rb3gen2
|
||||
- radxa,dragon-q6a
|
||||
- shift,otter
|
||||
- const: qcom,qcm6490
|
||||
|
||||
|
|
@ -893,6 +900,7 @@ properties:
|
|||
|
||||
- items:
|
||||
- enum:
|
||||
- huawei,planck
|
||||
- lenovo,yoga-c630
|
||||
- lg,judyln
|
||||
- lg,judyp
|
||||
|
|
@ -1083,7 +1091,13 @@ properties:
|
|||
|
||||
- items:
|
||||
- enum:
|
||||
- asus,zenbook-a14-ux3407qa
|
||||
- asus,zenbook-a14-ux3407qa-lcd
|
||||
- asus,zenbook-a14-ux3407qa-oled
|
||||
- const: asus,zenbook-a14-ux3407qa
|
||||
- const: qcom,x1p42100
|
||||
|
||||
- items:
|
||||
- enum:
|
||||
- hp,omnibook-x14-fe1
|
||||
- lenovo,thinkbook-16
|
||||
- qcom,x1p42100-crd
|
||||
|
|
@ -1167,6 +1181,7 @@ allOf:
|
|||
- qcom,apq8094
|
||||
- qcom,apq8096
|
||||
- qcom,msm8917
|
||||
- qcom,msm8937
|
||||
- qcom,msm8939
|
||||
- qcom,msm8953
|
||||
- qcom,msm8956
|
||||
|
|
|
|||
|
|
@ -15,6 +15,11 @@ properties:
|
|||
compatible:
|
||||
oneOf:
|
||||
|
||||
- description: 100ASK DshanPi A1 board
|
||||
items:
|
||||
- const: 100ask,dshanpi-a1
|
||||
- const: rockchip,rk3576
|
||||
|
||||
- description: 96boards RK3399 Ficus (ROCK960 Enterprise Edition)
|
||||
items:
|
||||
- const: vamrs,ficus
|
||||
|
|
@ -25,6 +30,12 @@ properties:
|
|||
- const: vamrs,rock960
|
||||
- const: rockchip,rk3399
|
||||
|
||||
- description: 9Tripod X3568 series board
|
||||
items:
|
||||
- enum:
|
||||
- 9tripod,x3568-v4
|
||||
- const: rockchip,rk3568
|
||||
|
||||
- description: Amarula Vyasa RK3288
|
||||
items:
|
||||
- const: amarula,vyasa-rk3288
|
||||
|
|
@ -78,13 +89,17 @@ properties:
|
|||
|
||||
- description: Asus Tinker board
|
||||
items:
|
||||
- const: asus,rk3288-tinker
|
||||
- enum:
|
||||
- asus,rk3288-tinker
|
||||
- asus,rk3288-tinker-s
|
||||
- const: rockchip,rk3288
|
||||
|
||||
- description: Asus Tinker board S
|
||||
- description: Asus Tinker Board 3/3S
|
||||
items:
|
||||
- const: asus,rk3288-tinker-s
|
||||
- const: rockchip,rk3288
|
||||
- enum:
|
||||
- asus,rk3566-tinker-board-3
|
||||
- asus,rk3566-tinker-board-3s
|
||||
- const: rockchip,rk3566
|
||||
|
||||
- description: Beelink A1
|
||||
items:
|
||||
|
|
@ -330,6 +345,11 @@ properties:
|
|||
- friendlyarm,nanopi-r6s
|
||||
- const: rockchip,rk3588s
|
||||
|
||||
- description: FriendlyElec NanoPi R76S
|
||||
items:
|
||||
- const: friendlyarm,nanopi-r76s
|
||||
- const: rockchip,rk3576
|
||||
|
||||
- description: FriendlyElec NanoPi Zero2
|
||||
items:
|
||||
- const: friendlyarm,nanopi-zero2
|
||||
|
|
@ -748,6 +768,11 @@ properties:
|
|||
- const: lckfb,tspi-rk3566
|
||||
- const: rockchip,rk3566
|
||||
|
||||
- description: LinkEase EasePi R1
|
||||
items:
|
||||
- const: linkease,easepi-r1
|
||||
- const: rockchip,rk3568
|
||||
|
||||
- description: Luckfox Core3576 Module based boards
|
||||
items:
|
||||
- enum:
|
||||
|
|
@ -868,9 +893,11 @@ properties:
|
|||
- const: prt,mecsbc
|
||||
- const: rockchip,rk3568
|
||||
|
||||
- description: QNAP TS-433-4G 4-Bay NAS
|
||||
- description: QNAP TS-x33 NAS devices
|
||||
items:
|
||||
- const: qnap,ts433
|
||||
- enum:
|
||||
- qnap,ts233
|
||||
- qnap,ts433
|
||||
- const: rockchip,rk3568
|
||||
|
||||
- description: Radxa Compute Module 3 (CM3)
|
||||
|
|
|
|||
|
|
@ -189,6 +189,11 @@ properties:
|
|||
- nvidia,p2371-2180
|
||||
- nvidia,p2571
|
||||
- nvidia,p2894-0050-a08
|
||||
- nvidia,p3450-0000
|
||||
- const: nvidia,tegra210
|
||||
- items:
|
||||
- const: nvidia,p3541-0000
|
||||
- const: nvidia,p3450-0000
|
||||
- const: nvidia,tegra210
|
||||
- description: Jetson TX2 Developer Kit
|
||||
items:
|
||||
|
|
|
|||
|
|
@ -37,6 +37,12 @@ properties:
|
|||
- const: phytec,am62a-phycore-som
|
||||
- const: ti,am62a7
|
||||
|
||||
- description: K3 AM62L3 SoC and Boards
|
||||
items:
|
||||
- enum:
|
||||
- ti,am62l3-evm
|
||||
- const: ti,am62l3
|
||||
|
||||
- description: K3 AM62P5 SoC and Boards
|
||||
items:
|
||||
- enum:
|
||||
|
|
@ -158,6 +164,14 @@ properties:
|
|||
- ti,am654-evm
|
||||
- const: ti,am654
|
||||
|
||||
- description: K3 AM69 SoC Toradex Aquila Modules and Carrier Boards
|
||||
items:
|
||||
- enum:
|
||||
- toradex,aquila-am69-clover # Aquila AM69 Module on Clover Board
|
||||
- toradex,aquila-am69-dev # Aquila AM69 Module on Aquila Development Board
|
||||
- const: toradex,aquila-am69 # Aquila AM69 Module
|
||||
- const: ti,j784s4
|
||||
|
||||
- description: K3 J7200 SoC
|
||||
oneOf:
|
||||
- const: ti,j7200
|
||||
|
|
@ -194,6 +208,7 @@ properties:
|
|||
items:
|
||||
- enum:
|
||||
- beagle,am67a-beagley-ai
|
||||
- kontron,sa67 # Kontron SMARC-sAM67 board
|
||||
- ti,j722s-evm
|
||||
- const: ti,j722s
|
||||
|
||||
|
|
|
|||
|
|
@ -129,6 +129,13 @@ properties:
|
|||
- const: phytec,am335x-phycore-som
|
||||
- const: ti,am33xx
|
||||
|
||||
- description: TQ-Systems TQMa335x[L] SoM
|
||||
items:
|
||||
- enum:
|
||||
- tq,tqma3359-mba335x # MBa335x carrier board
|
||||
- const: tq,tqma3359
|
||||
- const: ti,am33xx
|
||||
|
||||
- description: TI OMAP4430 SoC based platforms
|
||||
items:
|
||||
- enum:
|
||||
|
|
|
|||
|
|
@ -22,6 +22,13 @@ properties:
|
|||
- fsl,lx2160aqds-fpga
|
||||
- const: fsl,fpga-qixis-i2c
|
||||
- const: simple-mfd
|
||||
- const: fsl,lx2160ardb-fpga
|
||||
|
||||
"#address-cells":
|
||||
const: 1
|
||||
|
||||
"#size-cells":
|
||||
const: 0
|
||||
|
||||
interrupts:
|
||||
maxItems: 1
|
||||
|
|
@ -32,10 +39,37 @@ properties:
|
|||
mux-controller:
|
||||
$ref: /schemas/mux/reg-mux.yaml
|
||||
|
||||
patternProperties:
|
||||
"^gpio@[0-9a-f]+$":
|
||||
type: object
|
||||
additionalProperties: true
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
enum:
|
||||
- fsl,lx2160ardb-fpga-gpio-sfp
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
|
||||
allOf:
|
||||
- if:
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
enum:
|
||||
- fsl,lx2160ardb-fpga
|
||||
then:
|
||||
required:
|
||||
- "#address-cells"
|
||||
- "#size-cells"
|
||||
else:
|
||||
properties:
|
||||
"#address-cells": false
|
||||
"#size-cells": false
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
|
|
@ -68,3 +102,27 @@ examples:
|
|||
};
|
||||
};
|
||||
|
||||
- |
|
||||
i2c {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
board-control@66 {
|
||||
compatible = "fsl,lx2160ardb-fpga";
|
||||
reg = <0x66>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
gpio@19 {
|
||||
compatible = "fsl,lx2160ardb-fpga-gpio-sfp";
|
||||
reg = <0x19>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
gpio-line-names =
|
||||
"SFP2_TX_EN", "",
|
||||
"", "",
|
||||
"SFP2_RX_LOS", "SFP2_TX_FAULT",
|
||||
"", "SFP2_MOD_ABS";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -57,6 +57,16 @@ patternProperties:
|
|||
'^mdio-mux@[a-f0-9,]+$':
|
||||
$ref: /schemas/net/mdio-mux-mmioreg.yaml
|
||||
|
||||
'^gpio@[0-9a-f]+$':
|
||||
type: object
|
||||
additionalProperties: true
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
enum:
|
||||
- fsl,ls1046aqds-fpga-gpio-stat-pres2
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
|
|
|
|||
|
|
@ -4,7 +4,7 @@
|
|||
$id: http://devicetree.org/schemas/clock/qcom,ipq9574-nsscc.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: Qualcomm Networking Sub System Clock & Reset Controller on IPQ9574
|
||||
title: Qualcomm Networking Sub System Clock & Reset Controller on IPQ9574 and IPQ5424
|
||||
|
||||
maintainers:
|
||||
- Bjorn Andersson <andersson@kernel.org>
|
||||
|
|
@ -12,21 +12,29 @@ maintainers:
|
|||
|
||||
description: |
|
||||
Qualcomm networking sub system clock control module provides the clocks,
|
||||
resets on IPQ9574
|
||||
resets on IPQ9574 and IPQ5424
|
||||
|
||||
See also::
|
||||
See also:
|
||||
include/dt-bindings/clock/qcom,ipq5424-nsscc.h
|
||||
include/dt-bindings/clock/qcom,ipq9574-nsscc.h
|
||||
include/dt-bindings/reset/qcom,ipq5424-nsscc.h
|
||||
include/dt-bindings/reset/qcom,ipq9574-nsscc.h
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
const: qcom,ipq9574-nsscc
|
||||
enum:
|
||||
- qcom,ipq5424-nsscc
|
||||
- qcom,ipq9574-nsscc
|
||||
|
||||
clocks:
|
||||
items:
|
||||
- description: Board XO source
|
||||
- description: CMN_PLL NSS 1200MHz (Bias PLL cc) clock source
|
||||
- description: CMN_PLL PPE 353MHz (Bias PLL ubi nc) clock source
|
||||
- description: CMN_PLL NSS (Bias PLL cc) clock source. This clock rate
|
||||
can vary for different IPQ SoCs. For example, it is 1200 MHz on the
|
||||
IPQ9574 and 300 MHz on the IPQ5424.
|
||||
- description: CMN_PLL PPE (Bias PLL ubi nc) clock source. The clock
|
||||
rate can vary for different IPQ SoCs. For example, it is 353 MHz
|
||||
on the IPQ9574 and 375 MHz on the IPQ5424.
|
||||
- description: GCC GPLL0 OUT AUX clock source
|
||||
- description: Uniphy0 NSS Rx clock source
|
||||
- description: Uniphy0 NSS Tx clock source
|
||||
|
|
@ -42,8 +50,12 @@ properties:
|
|||
clock-names:
|
||||
items:
|
||||
- const: xo
|
||||
- const: nss_1200
|
||||
- const: ppe_353
|
||||
- enum:
|
||||
- nss_1200
|
||||
- nss
|
||||
- enum:
|
||||
- ppe_353
|
||||
- ppe
|
||||
- const: gpll0_out
|
||||
- const: uniphy0_rx
|
||||
- const: uniphy0_tx
|
||||
|
|
@ -60,6 +72,40 @@ required:
|
|||
|
||||
allOf:
|
||||
- $ref: qcom,gcc.yaml#
|
||||
- if:
|
||||
properties:
|
||||
compatible:
|
||||
const: qcom,ipq9574-nsscc
|
||||
then:
|
||||
properties:
|
||||
clock-names:
|
||||
items:
|
||||
- const: xo
|
||||
- const: nss_1200
|
||||
- const: ppe_353
|
||||
- const: gpll0_out
|
||||
- const: uniphy0_rx
|
||||
- const: uniphy0_tx
|
||||
- const: uniphy1_rx
|
||||
- const: uniphy1_tx
|
||||
- const: uniphy2_rx
|
||||
- const: uniphy2_tx
|
||||
- const: bus
|
||||
else:
|
||||
properties:
|
||||
clock-names:
|
||||
items:
|
||||
- const: xo
|
||||
- const: nss
|
||||
- const: ppe
|
||||
- const: gpll0_out
|
||||
- const: uniphy0_rx
|
||||
- const: uniphy0_tx
|
||||
- const: uniphy1_rx
|
||||
- const: uniphy1_tx
|
||||
- const: uniphy2_rx
|
||||
- const: uniphy2_tx
|
||||
- const: bus
|
||||
|
||||
unevaluatedProperties: false
|
||||
|
||||
|
|
@ -94,5 +140,6 @@ examples:
|
|||
"bus";
|
||||
#clock-cells = <1>;
|
||||
#reset-cells = <1>;
|
||||
#interconnect-cells = <1>;
|
||||
};
|
||||
...
|
||||
|
|
|
|||
|
|
@ -32,9 +32,36 @@ properties:
|
|||
- description: PCIe 5 pipe clock
|
||||
- description: PCIe 6a pipe clock
|
||||
- description: PCIe 6b pipe clock
|
||||
- description: USB QMP Phy 0 clock source
|
||||
- description: USB QMP Phy 1 clock source
|
||||
- description: USB QMP Phy 2 clock source
|
||||
- description: USB4_0 QMPPHY clock source
|
||||
- description: USB4_1 QMPPHY clock source
|
||||
- description: USB4_2 QMPPHY clock source
|
||||
- description: USB4_0 PHY DP0 GMUX clock source
|
||||
- description: USB4_0 PHY DP1 GMUX clock source
|
||||
- description: USB4_0 PHY PCIE PIPEGMUX clock source
|
||||
- description: USB4_0 PHY PIPEGMUX clock source
|
||||
- description: USB4_0 PHY SYS PCIE PIPEGMUX clock source
|
||||
- description: USB4_1 PHY DP0 GMUX 2 clock source
|
||||
- description: USB4_1 PHY DP1 GMUX 2 clock source
|
||||
- description: USB4_1 PHY PCIE PIPEGMUX clock source
|
||||
- description: USB4_1 PHY PIPEGMUX clock source
|
||||
- description: USB4_1 PHY SYS PCIE PIPEGMUX clock source
|
||||
- description: USB4_2 PHY DP0 GMUX 2 clock source
|
||||
- description: USB4_2 PHY DP1 GMUX 2 clock source
|
||||
- description: USB4_2 PHY PCIE PIPEGMUX clock source
|
||||
- description: USB4_2 PHY PIPEGMUX clock source
|
||||
- description: USB4_2 PHY SYS PCIE PIPEGMUX clock source
|
||||
- description: USB4_0 PHY RX 0 clock source
|
||||
- description: USB4_0 PHY RX 1 clock source
|
||||
- description: USB4_1 PHY RX 0 clock source
|
||||
- description: USB4_1 PHY RX 1 clock source
|
||||
- description: USB4_2 PHY RX 0 clock source
|
||||
- description: USB4_2 PHY RX 1 clock source
|
||||
- description: USB4_0 PHY PCIE PIPE clock source
|
||||
- description: USB4_0 PHY max PIPE clock source
|
||||
- description: USB4_1 PHY PCIE PIPE clock source
|
||||
- description: USB4_1 PHY max PIPE clock source
|
||||
- description: USB4_2 PHY PCIE PIPE clock source
|
||||
- description: USB4_2 PHY max PIPE clock source
|
||||
|
||||
power-domains:
|
||||
description:
|
||||
|
|
@ -67,7 +94,34 @@ examples:
|
|||
<&pcie6b_phy>,
|
||||
<&usb_1_ss0_qmpphy 0>,
|
||||
<&usb_1_ss1_qmpphy 1>,
|
||||
<&usb_1_ss2_qmpphy 2>;
|
||||
<&usb_1_ss2_qmpphy 2>,
|
||||
<&usb4_0_phy_dp0_gmux_clk>,
|
||||
<&usb4_0_phy_dp1_gmux_clk>,
|
||||
<&usb4_0_phy_pcie_pipegmux_clk>,
|
||||
<&usb4_0_phy_pipegmux_clk>,
|
||||
<&usb4_0_phy_sys_pcie_pipegmux_clk>,
|
||||
<&usb4_1_phy_dp0_gmux_2_clk>,
|
||||
<&usb4_1_phy_dp1_gmux_2_clk>,
|
||||
<&usb4_1_phy_pcie_pipegmux_clk>,
|
||||
<&usb4_1_phy_pipegmux_clk>,
|
||||
<&usb4_1_phy_sys_pcie_pipegmux_clk>,
|
||||
<&usb4_2_phy_dp0_gmux_2_clk>,
|
||||
<&usb4_2_phy_dp1_gmux_2_clk>,
|
||||
<&usb4_2_phy_pcie_pipegmux_clk>,
|
||||
<&usb4_2_phy_pipegmux_clk>,
|
||||
<&usb4_2_phy_sys_pcie_pipegmux_clk>,
|
||||
<&usb4_0_phy_rx_0_clk>,
|
||||
<&usb4_0_phy_rx_1_clk>,
|
||||
<&usb4_1_phy_rx_0_clk>,
|
||||
<&usb4_1_phy_rx_1_clk>,
|
||||
<&usb4_2_phy_rx_0_clk>,
|
||||
<&usb4_2_phy_rx_1_clk>,
|
||||
<&usb4_0_phy_pcie_pipe_clk>,
|
||||
<&usb4_0_phy_max_pipe_clk>,
|
||||
<&usb4_1_phy_pcie_pipe_clk>,
|
||||
<&usb4_1_phy_max_pipe_clk>,
|
||||
<&usb4_2_phy_pcie_pipe_clk>,
|
||||
<&usb4_2_phy_max_pipe_clk>;
|
||||
power-domains = <&rpmhpd RPMHPD_CX>;
|
||||
#clock-cells = <1>;
|
||||
#reset-cells = <1>;
|
||||
|
|
|
|||
|
|
@ -19,11 +19,14 @@ description: |
|
|||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- nvidia,tegra30-actmon
|
||||
- nvidia,tegra114-actmon
|
||||
- nvidia,tegra124-actmon
|
||||
- nvidia,tegra210-actmon
|
||||
oneOf:
|
||||
- enum:
|
||||
- nvidia,tegra30-actmon
|
||||
- nvidia,tegra114-actmon
|
||||
- nvidia,tegra124-actmon
|
||||
- items:
|
||||
- const: nvidia,tegra210-actmon
|
||||
- const: nvidia,tegra124-actmon
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
|
|
|||
|
|
@ -0,0 +1,68 @@
|
|||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/display/tegra/nvidia,tegra114-tsec.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: NVIDIA Tegra Security co-processor
|
||||
|
||||
maintainers:
|
||||
- Svyatoslav Ryhel <clamor95@gmail.com>
|
||||
- Thierry Reding <thierry.reding@gmail.com>
|
||||
|
||||
description: Tegra Security co-processor, an embedded security processor used
|
||||
mainly to manage the HDCP encryption and keys on the HDMI link.
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
oneOf:
|
||||
- enum:
|
||||
- nvidia,tegra114-tsec
|
||||
- nvidia,tegra124-tsec
|
||||
- nvidia,tegra210-tsec
|
||||
|
||||
- items:
|
||||
- const: nvidia,tegra132-tsec
|
||||
- const: nvidia,tegra124-tsec
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
interrupts:
|
||||
maxItems: 1
|
||||
|
||||
clocks:
|
||||
maxItems: 1
|
||||
|
||||
resets:
|
||||
maxItems: 1
|
||||
|
||||
iommus:
|
||||
maxItems: 1
|
||||
|
||||
operating-points-v2: true
|
||||
|
||||
power-domains:
|
||||
maxItems: 1
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- interrupts
|
||||
- clocks
|
||||
- resets
|
||||
|
||||
examples:
|
||||
- |
|
||||
#include <dt-bindings/clock/tegra114-car.h>
|
||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||
|
||||
tsec@54500000 {
|
||||
compatible = "nvidia,tegra114-tsec";
|
||||
reg = <0x54500000 0x00040000>;
|
||||
interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA114_CLK_TSEC>;
|
||||
resets = <&tegra_car TEGRA114_CLK_TSEC>;
|
||||
};
|
||||
|
|
@ -0,0 +1,138 @@
|
|||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/display/tegra/nvidia,tegra20-csi.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: NVIDIA Tegra20 CSI controller
|
||||
|
||||
maintainers:
|
||||
- Svyatoslav Ryhel <clamor95@gmail.com>
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- nvidia,tegra20-csi
|
||||
- nvidia,tegra30-csi
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
clocks:
|
||||
minItems: 1
|
||||
items:
|
||||
- description: module clock
|
||||
- description: PAD A clock
|
||||
- description: PAD B clock
|
||||
|
||||
clock-names:
|
||||
items:
|
||||
- const: csi
|
||||
- const: csia-pad
|
||||
- const: csib-pad
|
||||
|
||||
avdd-dsi-csi-supply:
|
||||
description: DSI/CSI power supply. Must supply 1.2 V.
|
||||
|
||||
power-domains:
|
||||
maxItems: 1
|
||||
|
||||
"#nvidia,mipi-calibrate-cells":
|
||||
description:
|
||||
The number of cells in a MIPI calibration specifier. Should be 1.
|
||||
The single cell specifies an id of the pad that need to be
|
||||
calibrated for a given device. Valid pad ids for receiver would be
|
||||
0 for CSI-A; 1 for CSI-B; 2 for DSI-A and 3 for DSI-B.
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
const: 1
|
||||
|
||||
"#address-cells":
|
||||
const: 1
|
||||
|
||||
"#size-cells":
|
||||
const: 0
|
||||
|
||||
patternProperties:
|
||||
"^channel@[0-1]$":
|
||||
type: object
|
||||
description: channel 0 represents CSI-A and 1 represents CSI-B
|
||||
additionalProperties: false
|
||||
|
||||
properties:
|
||||
reg:
|
||||
maximum: 1
|
||||
|
||||
nvidia,mipi-calibrate:
|
||||
description: Should contain a phandle and a specifier specifying
|
||||
which pad is used by this CSI channel and needs to be calibrated.
|
||||
$ref: /schemas/types.yaml#/definitions/phandle-array
|
||||
|
||||
"#address-cells":
|
||||
const: 1
|
||||
|
||||
"#size-cells":
|
||||
const: 0
|
||||
|
||||
port@0:
|
||||
$ref: /schemas/graph.yaml#/$defs/port-base
|
||||
unevaluatedProperties: false
|
||||
description: port receiving the video stream from the sensor
|
||||
|
||||
properties:
|
||||
endpoint:
|
||||
$ref: /schemas/media/video-interfaces.yaml#
|
||||
unevaluatedProperties: false
|
||||
|
||||
required:
|
||||
- data-lanes
|
||||
|
||||
port@1:
|
||||
$ref: /schemas/graph.yaml#/properties/port
|
||||
description: port sending the video stream to the VI
|
||||
|
||||
required:
|
||||
- reg
|
||||
- "#address-cells"
|
||||
- "#size-cells"
|
||||
- port@0
|
||||
- port@1
|
||||
|
||||
allOf:
|
||||
- if:
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
enum:
|
||||
- nvidia,tegra20-csi
|
||||
then:
|
||||
properties:
|
||||
clocks:
|
||||
maxItems: 1
|
||||
|
||||
clock-names: false
|
||||
|
||||
- if:
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
enum:
|
||||
- nvidia,tegra30-csi
|
||||
then:
|
||||
properties:
|
||||
clocks:
|
||||
minItems: 3
|
||||
|
||||
clock-names:
|
||||
minItems: 3
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- clocks
|
||||
- power-domains
|
||||
- "#address-cells"
|
||||
- "#size-cells"
|
||||
|
||||
# see nvidia,tegra20-vi.yaml for an example
|
||||
|
|
@ -15,10 +15,16 @@ properties:
|
|||
pattern: "^epp@[0-9a-f]+$"
|
||||
|
||||
compatible:
|
||||
enum:
|
||||
- nvidia,tegra20-epp
|
||||
- nvidia,tegra30-epp
|
||||
- nvidia,tegra114-epp
|
||||
oneOf:
|
||||
- enum:
|
||||
- nvidia,tegra20-epp
|
||||
- nvidia,tegra30-epp
|
||||
- nvidia,tegra114-epp
|
||||
- nvidia,tegra124-epp
|
||||
|
||||
- items:
|
||||
- const: nvidia,tegra132-epp
|
||||
- const: nvidia,tegra124-epp
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
|
|
|||
|
|
@ -12,10 +12,17 @@ maintainers:
|
|||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- nvidia,tegra20-isp
|
||||
- nvidia,tegra30-isp
|
||||
- nvidia,tegra210-isp
|
||||
oneOf:
|
||||
- enum:
|
||||
- nvidia,tegra20-isp
|
||||
- nvidia,tegra30-isp
|
||||
- nvidia,tegra114-isp
|
||||
- nvidia,tegra124-isp
|
||||
- nvidia,tegra210-isp
|
||||
|
||||
- items:
|
||||
- const: nvidia,tegra132-isp
|
||||
- const: nvidia,tegra124-isp
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
|
|
|||
|
|
@ -12,13 +12,21 @@ maintainers:
|
|||
|
||||
properties:
|
||||
$nodename:
|
||||
pattern: "^mpe@[0-9a-f]+$"
|
||||
oneOf:
|
||||
- pattern: "^mpe@[0-9a-f]+$"
|
||||
- pattern: "^msenc@[0-9a-f]+$"
|
||||
|
||||
compatible:
|
||||
enum:
|
||||
- nvidia,tegra20-mpe
|
||||
- nvidia,tegra30-mpe
|
||||
- nvidia,tegra114-mpe
|
||||
oneOf:
|
||||
- enum:
|
||||
- nvidia,tegra20-mpe
|
||||
- nvidia,tegra30-mpe
|
||||
- nvidia,tegra114-msenc
|
||||
- nvidia,tegra124-msenc
|
||||
|
||||
- items:
|
||||
- const: nvidia,tegra132-msenc
|
||||
- const: nvidia,tegra124-msenc
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
|
|
|||
|
|
@ -29,7 +29,10 @@ properties:
|
|||
- const: allwinner,sun8i-r40-dma
|
||||
- const: allwinner,sun50i-a64-dma
|
||||
- items:
|
||||
- const: allwinner,sun50i-h616-dma
|
||||
- enum:
|
||||
- allwinner,sun50i-h616-dma
|
||||
- allwinner,sun55i-a523-dma
|
||||
- allwinner,sun55i-a523-mcu-dma
|
||||
- const: allwinner,sun50i-a100-dma
|
||||
|
||||
reg:
|
||||
|
|
|
|||
|
|
@ -42,6 +42,9 @@ properties:
|
|||
minItems: 1
|
||||
maxItems: 8
|
||||
|
||||
iommus:
|
||||
maxItems: 1
|
||||
|
||||
clocks:
|
||||
items:
|
||||
- description: Bus Clock
|
||||
|
|
|
|||
|
|
@ -0,0 +1,40 @@
|
|||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/embedded-controller/traverse,ten64-controller.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: Traverse Ten64 board microcontroller
|
||||
|
||||
maintainers:
|
||||
- Mathew McBride <matt@traverse.com.au>
|
||||
|
||||
description: |
|
||||
The board microcontroller on the Ten64 board family is responsible for
|
||||
management of power sources on the board, as well as signalling the SoC
|
||||
to power on and reset.
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
const: traverse,ten64-controller
|
||||
|
||||
reg:
|
||||
const: 0x7e
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
i2c {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
board-controller@7e {
|
||||
compatible = "traverse,ten64-controller";
|
||||
reg = <0x7e>;
|
||||
};
|
||||
};
|
||||
|
|
@ -24,6 +24,15 @@ properties:
|
|||
compatible:
|
||||
const: google,gs101-acpm-ipc
|
||||
|
||||
"#clock-cells":
|
||||
const: 1
|
||||
description:
|
||||
Clocks that are variable and index based. These clocks don't provide
|
||||
an entire range of values between the limits but only discrete points
|
||||
within the range. The firmware also manages the voltage scaling
|
||||
appropriately with the clock scaling. The argument is the ID of the
|
||||
clock contained by the firmware messages.
|
||||
|
||||
mboxes:
|
||||
maxItems: 1
|
||||
|
||||
|
|
@ -45,6 +54,7 @@ properties:
|
|||
|
||||
required:
|
||||
- compatible
|
||||
- "#clock-cells"
|
||||
- mboxes
|
||||
- shmem
|
||||
|
||||
|
|
@ -56,6 +66,7 @@ examples:
|
|||
|
||||
power-management {
|
||||
compatible = "google,gs101-acpm-ipc";
|
||||
#clock-cells = <1>;
|
||||
mboxes = <&ap2apm_mailbox>;
|
||||
shmem = <&apm_sram>;
|
||||
|
||||
|
|
|
|||
|
|
@ -34,6 +34,7 @@ properties:
|
|||
enum:
|
||||
- intel,stratix10-svc
|
||||
- intel,agilex-svc
|
||||
- intel,agilex5-svc
|
||||
|
||||
method:
|
||||
description: |
|
||||
|
|
@ -54,6 +55,9 @@ properties:
|
|||
reserved memory region for the service layer driver to
|
||||
communicate with the secure device manager.
|
||||
|
||||
iommus:
|
||||
maxItems: 1
|
||||
|
||||
fpga-mgr:
|
||||
$ref: /schemas/fpga/intel,stratix10-soc-fpga-mgr.yaml
|
||||
description: Optional child node for fpga manager to perform fabric configuration.
|
||||
|
|
@ -63,6 +67,17 @@ required:
|
|||
- method
|
||||
- memory-region
|
||||
|
||||
allOf:
|
||||
- if:
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
enum:
|
||||
- intel,agilex5-svc
|
||||
then:
|
||||
required:
|
||||
- iommus
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
|
|
|
|||
|
|
@ -1,43 +0,0 @@
|
|||
* TI OMAP SDHCI Controller
|
||||
|
||||
Refer to mmc.txt for standard MMC bindings.
|
||||
|
||||
For UHS devices which require tuning, the device tree should have a "cpu_thermal" node which maps to the appropriate thermal zone. This is used to get the temperature of the zone during tuning.
|
||||
|
||||
Required properties:
|
||||
- compatible: Should be "ti,omap2430-sdhci" for omap2430 controllers
|
||||
Should be "ti,omap3-sdhci" for omap3 controllers
|
||||
Should be "ti,omap4-sdhci" for omap4 and ti81 controllers
|
||||
Should be "ti,omap5-sdhci" for omap5 controllers
|
||||
Should be "ti,dra7-sdhci" for DRA7 and DRA72 controllers
|
||||
Should be "ti,k2g-sdhci" for K2G
|
||||
Should be "ti,am335-sdhci" for am335x controllers
|
||||
Should be "ti,am437-sdhci" for am437x controllers
|
||||
- ti,hwmods: Must be "mmc<n>", <n> is controller instance starting 1
|
||||
(Not required for K2G).
|
||||
- pinctrl-names: Should be subset of "default", "hs", "sdr12", "sdr25", "sdr50",
|
||||
"ddr50-rev11", "sdr104-rev11", "ddr50", "sdr104",
|
||||
"ddr_1_8v-rev11", "ddr_1_8v" or "ddr_3_3v", "hs200_1_8v-rev11",
|
||||
"hs200_1_8v",
|
||||
- pinctrl-<n> : Pinctrl states as described in bindings/pinctrl/pinctrl-bindings.txt
|
||||
|
||||
Optional properties:
|
||||
- dmas: List of DMA specifiers with the controller specific format as described
|
||||
in the generic DMA client binding. A tx and rx specifier is required.
|
||||
- dma-names: List of DMA request names. These strings correspond 1:1 with the
|
||||
DMA specifiers listed in dmas. The string naming is to be "tx"
|
||||
and "rx" for TX and RX DMA requests, respectively.
|
||||
|
||||
Deprecated properties:
|
||||
- ti,non-removable: Compatible with the generic non-removable property
|
||||
|
||||
Example:
|
||||
mmc1: mmc@4809c000 {
|
||||
compatible = "ti,dra7-sdhci";
|
||||
reg = <0x4809c000 0x400>;
|
||||
ti,hwmods = "mmc1";
|
||||
bus-width = <4>;
|
||||
vmmc-supply = <&vmmc>; /* phandle to regulator node */
|
||||
dmas = <&sdma 61 &sdma 62>;
|
||||
dma-names = "tx", "rx";
|
||||
};
|
||||
|
|
@ -0,0 +1,169 @@
|
|||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/mmc/ti,omap2430-sdhci.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: TI OMAP SDHCI Controller
|
||||
|
||||
maintainers:
|
||||
- Kishon Vijay Abraham I <kishon@ti.com>
|
||||
|
||||
description:
|
||||
For UHS devices which require tuning, the device tree should have a
|
||||
cpu_thermal node which maps to the appropriate thermal zone. This
|
||||
is used to get the temperature of the zone during tuning.
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- ti,omap2430-sdhci
|
||||
- ti,omap3-sdhci
|
||||
- ti,omap4-sdhci
|
||||
- ti,omap5-sdhci
|
||||
- ti,dra7-sdhci
|
||||
- ti,k2g-sdhci
|
||||
- ti,am335-sdhci
|
||||
- ti,am437-sdhci
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
interrupts:
|
||||
maxItems: 1
|
||||
|
||||
clocks:
|
||||
maxItems: 2
|
||||
|
||||
clock-names:
|
||||
items:
|
||||
- const: fck
|
||||
- const: mmchsdb_fck
|
||||
|
||||
dmas:
|
||||
maxItems: 2
|
||||
|
||||
dma-names:
|
||||
items:
|
||||
- const: tx
|
||||
- const: rx
|
||||
|
||||
pinctrl-names:
|
||||
minItems: 1
|
||||
maxItems: 14
|
||||
items:
|
||||
enum:
|
||||
- default
|
||||
- default-rev11
|
||||
- hs
|
||||
- sdr12
|
||||
- sdr12-rev11
|
||||
- sdr25
|
||||
- sdr25-rev11
|
||||
- sdr50
|
||||
- ddr50-rev11
|
||||
- sdr104-rev11
|
||||
- ddr50
|
||||
- sdr104
|
||||
- ddr_1_8v-rev11
|
||||
- ddr_1_8v
|
||||
- ddr_3_3v
|
||||
- hs-rev11
|
||||
- hs200_1_8v-rev11
|
||||
- hs200_1_8v
|
||||
- sleep
|
||||
|
||||
pinctrl-0:
|
||||
maxItems: 1
|
||||
|
||||
pinctrl-1:
|
||||
maxItems: 1
|
||||
|
||||
pinctrl-2:
|
||||
maxItems: 1
|
||||
|
||||
pinctrl-3:
|
||||
maxItems: 1
|
||||
|
||||
pinctrl-4:
|
||||
maxItems: 1
|
||||
|
||||
pinctrl-5:
|
||||
maxItems: 1
|
||||
|
||||
pinctrl-6:
|
||||
maxItems: 1
|
||||
|
||||
pinctrl-7:
|
||||
maxItems: 1
|
||||
|
||||
pinctrl-8:
|
||||
maxItems: 1
|
||||
|
||||
power-domains:
|
||||
maxItems: 1
|
||||
|
||||
pbias-supply:
|
||||
description:
|
||||
It is used to specify the voltage regulator that provides the bias
|
||||
voltage for certain analog or I/O pads.
|
||||
|
||||
ti,non-removable:
|
||||
description:
|
||||
It indicates that a component is not meant to be easily removed or
|
||||
replaced by the user, such as an embedded battery or a non-removable
|
||||
storage slot like eMMC.
|
||||
type: boolean
|
||||
deprecated: true
|
||||
|
||||
clock-frequency:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
description:
|
||||
It represents the speed at which a clock signal associated with a device
|
||||
or bus operates, measured in Hertz (Hz). This value is crucial for configuring
|
||||
hardware components that require a specific clock speed.
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- interrupts
|
||||
|
||||
allOf:
|
||||
- $ref: sdhci-common.yaml#
|
||||
- if:
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
enum:
|
||||
- ti,dra7-sdhci
|
||||
- ti,k2g-sdhci
|
||||
then:
|
||||
required:
|
||||
- max-frequency
|
||||
- if:
|
||||
properties:
|
||||
compatible:
|
||||
contains:
|
||||
const: ti,k2g-sdhci
|
||||
then:
|
||||
required:
|
||||
- clocks
|
||||
- clock-names
|
||||
|
||||
unevaluatedProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||
mmc@4809c000 {
|
||||
compatible = "ti,dra7-sdhci";
|
||||
reg = <0x4809c000 0x400>;
|
||||
interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
|
||||
max-frequency = <192000000>;
|
||||
sdhci-caps-mask = <0x0 0x400000>;
|
||||
bus-width = <4>;
|
||||
vmmc-supply = <&vmmc>; /* phandle to regulator node */
|
||||
dmas = <&sdma 61>, <&sdma 62>;
|
||||
dma-names = "tx", "rx";
|
||||
};
|
||||
...
|
||||
|
|
@ -40,6 +40,9 @@ properties:
|
|||
dmas:
|
||||
maxItems: 1
|
||||
|
||||
iommus:
|
||||
maxItems: 1
|
||||
|
||||
cdns,board-delay-ps:
|
||||
description: |
|
||||
Estimated Board delay. The value includes the total round trip
|
||||
|
|
|
|||
|
|
@ -22,6 +22,8 @@ properties:
|
|||
- enum:
|
||||
- bananapi,bpi-f3
|
||||
- milkv,jupiter
|
||||
- spacemit,musepi-pro
|
||||
- xunlong,orangepi-r2s
|
||||
- xunlong,orangepi-rv2
|
||||
- const: spacemit,k1
|
||||
|
||||
|
|
|
|||
|
|
@ -33,8 +33,15 @@ properties:
|
|||
- pine64,star64
|
||||
- starfive,visionfive-2-v1.2a
|
||||
- starfive,visionfive-2-v1.3b
|
||||
- xunlong,orangepi-rv
|
||||
- const: starfive,jh7110
|
||||
|
||||
- items:
|
||||
- enum:
|
||||
- starfive,visionfive-2-lite
|
||||
- starfive,visionfive-2-lite-emmc
|
||||
- const: starfive,jh7110s
|
||||
|
||||
additionalProperties: true
|
||||
|
||||
...
|
||||
|
|
|
|||
|
|
@ -51,6 +51,22 @@ properties:
|
|||
type: object
|
||||
$ref: /schemas/mux/reg-mux.yaml
|
||||
|
||||
patternProperties:
|
||||
"^ipu[12]_csi[01]_mux$":
|
||||
type: object
|
||||
$ref: /schemas/media/video-mux.yaml
|
||||
|
||||
allOf:
|
||||
- if:
|
||||
properties:
|
||||
compatible:
|
||||
not:
|
||||
contains:
|
||||
const: fsl,imx6q-iomuxc-gpr
|
||||
then:
|
||||
patternProperties:
|
||||
'^ipu[12]_csi[01]_mux$': false
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
required:
|
||||
|
|
|
|||
|
|
@ -0,0 +1,80 @@
|
|||
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/soc/sophgo/sophgo,cv1800b-top-syscon.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: Sophgo CV18XX/SG200X SoC top system controller
|
||||
|
||||
maintainers:
|
||||
- Inochi Amaoto <inochiama@outlook.com>
|
||||
|
||||
description:
|
||||
The Sophgo CV18XX/SG200X SoC top misc system controller provides
|
||||
register access to configure related modules.
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
oneOf:
|
||||
- items:
|
||||
- const: sophgo,cv1800b-top-syscon
|
||||
- const: syscon
|
||||
- const: simple-mfd
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
"#address-cells":
|
||||
const: 1
|
||||
|
||||
"#size-cells":
|
||||
const: 1
|
||||
|
||||
ranges: true
|
||||
|
||||
dma-router@154:
|
||||
$ref: /schemas/dma/sophgo,cv1800b-dmamux.yaml#
|
||||
unevaluatedProperties: false
|
||||
|
||||
phy@48:
|
||||
$ref: /schemas/phy/sophgo,cv1800b-usb2-phy.yaml#
|
||||
unevaluatedProperties: false
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- "#address-cells"
|
||||
- "#size-cells"
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
#include <dt-bindings/clock/sophgo,cv1800.h>
|
||||
|
||||
syscon@3000000 {
|
||||
compatible = "sophgo,cv1800b-top-syscon", "syscon", "simple-mfd";
|
||||
reg = <0x03000000 0x1000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
phy@48 {
|
||||
compatible = "sophgo,cv1800b-usb2-phy";
|
||||
reg = <0x48 0x4>;
|
||||
#phy-cells = <0>;
|
||||
clocks = <&clk CLK_USB_125M>,
|
||||
<&clk CLK_USB_33K>,
|
||||
<&clk CLK_USB_12M>;
|
||||
clock-names = "app", "stb", "lpm";
|
||||
resets = <&rst 58>;
|
||||
};
|
||||
|
||||
dma-router@154 {
|
||||
compatible = "sophgo,cv1800b-dmamux";
|
||||
reg = <0x154 0x8>, <0x298 0x4>;
|
||||
#dma-cells = <2>;
|
||||
dma-masters = <&dmac>;
|
||||
};
|
||||
};
|
||||
|
||||
...
|
||||
|
|
@ -32,9 +32,35 @@ properties:
|
|||
- const: bar2
|
||||
|
||||
interrupts:
|
||||
minItems: 2
|
||||
items:
|
||||
- description: xHCI host interrupt
|
||||
- description: mailbox interrupt
|
||||
- description: USB wake event 0
|
||||
- description: USB wake event 1
|
||||
- description: USB wake event 2
|
||||
- description: USB wake event 3
|
||||
- description: USB wake event 4
|
||||
- description: USB wake event 5
|
||||
- description: USB wake event 6
|
||||
description: |
|
||||
The first two interrupts are required for the USB host controller. The
|
||||
remaining USB wake event interrupts are optional. Each USB wake event is
|
||||
independent; it is not necessary to use all of these events on a
|
||||
platform. The USB host controller can function even if no wake-up events
|
||||
are defined. The USB wake event interrupts are handled by the Tegra PMC;
|
||||
hence, the interrupt controller for these is the PMC and the interrupt
|
||||
IDs correspond to the PMC wake event IDs. A complete list of wake event
|
||||
IDs is provided below, and this information is also present in the Tegra
|
||||
TRM document.
|
||||
|
||||
PMC wake-up 76 for USB3 port 0 wakeup
|
||||
PMC wake-up 77 for USB3 port 1 wakeup
|
||||
PMC wake-up 78 for USB3 port 2 and port 3 wakeup
|
||||
PMC wake-up 79 for USB2 port 0 wakeup
|
||||
PMC wake-up 80 for USB2 port 1 wakeup
|
||||
PMC wake-up 81 for USB2 port 2 wakeup
|
||||
PMC wake-up 82 for USB2 port 3 wakeup
|
||||
|
||||
clocks:
|
||||
items:
|
||||
|
|
@ -127,8 +153,9 @@ examples:
|
|||
<0x03650000 0x10000>;
|
||||
reg-names = "hcd", "fpci", "bar2";
|
||||
|
||||
interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupts-extended = <&gic GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<&gic GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<&pmc 76 IRQ_TYPE_LEVEL_HIGH>;
|
||||
|
||||
clocks = <&bpmp TEGRA234_CLK_XUSB_CORE_HOST>,
|
||||
<&bpmp TEGRA234_CLK_XUSB_FALCON>,
|
||||
|
|
|
|||
|
|
@ -30,6 +30,8 @@ patternProperties:
|
|||
description: 70mai Co., Ltd.
|
||||
"^8dev,.*":
|
||||
description: 8devices, UAB
|
||||
"^9tripod,.*":
|
||||
description: Shenzhen 9Tripod Innovation and Development CO., LTD.
|
||||
"^abb,.*":
|
||||
description: ABB
|
||||
"^abilis,.*":
|
||||
|
|
@ -913,6 +915,8 @@ patternProperties:
|
|||
description: Lincoln Technology Solutions
|
||||
"^lineartechnology,.*":
|
||||
description: Linear Technology
|
||||
"^linkease,.*":
|
||||
description: Shenzhen LinkEase Network Technology Co., Ltd.
|
||||
"^linksprite,.*":
|
||||
description: LinkSprite Technologies, Inc.
|
||||
"^linksys,.*":
|
||||
|
|
|
|||
|
|
@ -22304,6 +22304,7 @@ M: Conor Dooley <conor.dooley@microchip.com>
|
|||
M: Daire McNamara <daire.mcnamara@microchip.com>
|
||||
L: linux-riscv@lists.infradead.org
|
||||
S: Supported
|
||||
T: git https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ (dts, soc, firmware)
|
||||
F: Documentation/devicetree/bindings/clock/microchip,mpfs*.yaml
|
||||
F: Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml
|
||||
F: Documentation/devicetree/bindings/i2c/microchip,corei2c.yaml
|
||||
|
|
@ -22334,13 +22335,10 @@ F: include/soc/microchip/mpfs.h
|
|||
RISC-V MISC SOC SUPPORT
|
||||
M: Conor Dooley <conor@kernel.org>
|
||||
L: linux-riscv@lists.infradead.org
|
||||
S: Maintained
|
||||
Q: https://patchwork.kernel.org/project/linux-riscv/list/
|
||||
S: Odd Fixes
|
||||
T: git https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/
|
||||
F: arch/riscv/boot/dts/canaan/
|
||||
F: arch/riscv/boot/dts/microchip/
|
||||
F: arch/riscv/boot/dts/sifive/
|
||||
F: arch/riscv/boot/dts/starfive/
|
||||
|
||||
RISC-V PMU DRIVERS
|
||||
M: Atish Patra <atish.patra@linux.dev>
|
||||
|
|
@ -24700,7 +24698,10 @@ F: drivers/crypto/starfive/
|
|||
|
||||
STARFIVE DEVICETREES
|
||||
M: Emil Renner Berthing <kernel@esmil.dk>
|
||||
M: Conor Dooley <conor@kernel.org>
|
||||
L: linux-riscv@lists.infradead.org
|
||||
S: Maintained
|
||||
T: git https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/
|
||||
F: arch/riscv/boot/dts/starfive/
|
||||
|
||||
STARFIVE DWMAC GLUE LAYER
|
||||
|
|
|
|||
|
|
@ -39,6 +39,8 @@ dtb-$(CONFIG_ARCH_ASPEED) += \
|
|||
aspeed-bmc-facebook-yamp.dtb \
|
||||
aspeed-bmc-facebook-yosemitev2.dtb \
|
||||
aspeed-bmc-facebook-yosemite4.dtb \
|
||||
aspeed-bmc-facebook-yosemite5.dtb \
|
||||
aspeed-bmc-ibm-balcones.dtb \
|
||||
aspeed-bmc-ibm-blueridge.dtb \
|
||||
aspeed-bmc-ibm-bonnell.dtb \
|
||||
aspeed-bmc-ibm-everest.dtb \
|
||||
|
|
|
|||
|
|
@ -95,6 +95,11 @@ led-3 {
|
|||
label = "bmc_ready_cpld_noled";
|
||||
gpios = <&gpio0 ASPEED_GPIO(P, 5) (GPIO_ACTIVE_HIGH|GPIO_TRANSITORY)>;
|
||||
};
|
||||
|
||||
led-hdd {
|
||||
label = "hdd_led";
|
||||
gpios = <&io_expander13 1 GPIO_ACTIVE_LOW>;
|
||||
};
|
||||
};
|
||||
|
||||
memory@80000000 {
|
||||
|
|
@ -642,12 +647,14 @@ &i2c1 {
|
|||
power-monitor@12 {
|
||||
compatible = "ti,lm5066i";
|
||||
reg = <0x12>;
|
||||
shunt-resistor-micro-ohms = <183>;
|
||||
};
|
||||
|
||||
// PDB
|
||||
power-monitor@14 {
|
||||
compatible = "ti,lm5066i";
|
||||
reg = <0x14>;
|
||||
shunt-resistor-micro-ohms = <183>;
|
||||
};
|
||||
|
||||
// Module 0
|
||||
|
|
@ -1197,7 +1204,7 @@ io_expander13: gpio@14 {
|
|||
#gpio-cells = <2>;
|
||||
gpio-line-names =
|
||||
"rmc_en_dc_pwr_on",
|
||||
"",
|
||||
"HDD_LED_N",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
|
|
|
|||
|
|
@ -240,6 +240,14 @@ gpio@12 {
|
|||
&i2c1 {
|
||||
status = "okay";
|
||||
|
||||
mctp-controller;
|
||||
multi-master;
|
||||
|
||||
mctp@10 {
|
||||
compatible = "mctp-i2c-controller";
|
||||
reg = <(0x10 | I2C_OWN_SLAVE_ADDRESS)>;
|
||||
};
|
||||
|
||||
temperature-sensor@4b {
|
||||
compatible = "ti,tmp75";
|
||||
reg = <0x4b>;
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load Diff
|
|
@ -49,6 +49,20 @@ memory@80000000 {
|
|||
reg = <0x80000000 0x80000000>;
|
||||
};
|
||||
|
||||
reserved-memory {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
ramoops@b8dfa000 {
|
||||
compatible = "ramoops";
|
||||
reg = <0xb8dfa000 0x6000>;
|
||||
record-size = <0x2000>;
|
||||
console-size = <0x2000>;
|
||||
pmsg-size = <0x2000>;
|
||||
max-reason = <1>;
|
||||
};
|
||||
};
|
||||
|
||||
iio-hwmon {
|
||||
compatible = "iio-hwmon";
|
||||
io-channels = <&adc0 0>, <&adc0 1>, <&adc0 2>, <&adc0 3>,
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,609 @@
|
|||
// SPDX-License-Identifier: GPL-2.0-or-later
|
||||
// Copyright 2025 IBM Corp.
|
||||
/dts-v1/;
|
||||
|
||||
#include <dt-bindings/gpio/aspeed-gpio.h>
|
||||
#include <dt-bindings/i2c/i2c.h>
|
||||
#include <dt-bindings/leds/leds-pca955x.h>
|
||||
#include "aspeed-g6.dtsi"
|
||||
#include "ibm-power11-dual.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Balcones";
|
||||
compatible = "ibm,balcones-bmc", "aspeed,ast2600";
|
||||
|
||||
aliases {
|
||||
serial4 = &uart5;
|
||||
i2c16 = &i2c11mux0chn0;
|
||||
i2c17 = &i2c11mux0chn1;
|
||||
i2c18 = &i2c11mux0chn2;
|
||||
i2c19 = &i2c11mux0chn3;
|
||||
};
|
||||
|
||||
chosen {
|
||||
stdout-path = &uart5;
|
||||
};
|
||||
|
||||
gpio-keys-polled {
|
||||
compatible = "gpio-keys-polled";
|
||||
poll-interval = <1000>;
|
||||
|
||||
event-fan0-presence {
|
||||
gpios = <&gpio0 ASPEED_GPIO(F, 4) GPIO_ACTIVE_LOW>;
|
||||
label = "fan0-presence";
|
||||
linux,code = <6>;
|
||||
};
|
||||
|
||||
event-fan1-presence {
|
||||
gpios = <&gpio0 ASPEED_GPIO(F, 5) GPIO_ACTIVE_LOW>;
|
||||
label = "fan1-presence";
|
||||
linux,code = <7>;
|
||||
};
|
||||
};
|
||||
|
||||
iio-hwmon {
|
||||
compatible = "iio-hwmon";
|
||||
io-channels = <&adc1 7>;
|
||||
};
|
||||
|
||||
leds {
|
||||
compatible = "gpio-leds";
|
||||
|
||||
led-fan0 {
|
||||
gpios = <&gpio0 ASPEED_GPIO(G, 0) GPIO_ACTIVE_LOW>;
|
||||
};
|
||||
|
||||
led-fan1 {
|
||||
gpios = <&gpio0 ASPEED_GPIO(G, 1) GPIO_ACTIVE_LOW>;
|
||||
};
|
||||
|
||||
led-rear-enc-id0 {
|
||||
gpios = <&gpio0 ASPEED_GPIO(H, 2) GPIO_ACTIVE_LOW>;
|
||||
};
|
||||
|
||||
led-rear-enc-fault0 {
|
||||
gpios = <&gpio0 ASPEED_GPIO(H, 3) GPIO_ACTIVE_LOW>;
|
||||
};
|
||||
};
|
||||
|
||||
memory@80000000 {
|
||||
device_type = "memory";
|
||||
reg = <0x80000000 0x40000000>;
|
||||
};
|
||||
|
||||
reserved-memory {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
event_log: region@b3d00000 {
|
||||
reg = <0xb3d00000 0x100000>;
|
||||
no-map;
|
||||
};
|
||||
|
||||
ramoops@b3e00000 {
|
||||
compatible = "ramoops";
|
||||
reg = <0xb3e00000 0x200000>; /* 16 * (4 * 0x8000) */
|
||||
record-size = <0x8000>;
|
||||
console-size = <0x8000>;
|
||||
ftrace-size = <0x8000>;
|
||||
pmsg-size = <0x8000>;
|
||||
max-reason = <3>; /* KMSG_DUMP_EMERG */
|
||||
};
|
||||
|
||||
/* LPC FW cycle bridge region requires natural alignment */
|
||||
flash_memory: region@b4000000 {
|
||||
reg = <0xb4000000 0x04000000>; /* 64M */
|
||||
no-map;
|
||||
};
|
||||
|
||||
/* VGA region is dictated by hardware strapping */
|
||||
vga_memory: region@bf000000 {
|
||||
compatible = "shared-dma-pool";
|
||||
reg = <0xbf000000 0x01000000>; /* 16M */
|
||||
no-map;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&adc1 {
|
||||
aspeed,int-vref-microvolt = <2500000>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_adc8_default &pinctrl_adc9_default
|
||||
&pinctrl_adc10_default &pinctrl_adc11_default
|
||||
&pinctrl_adc12_default &pinctrl_adc13_default
|
||||
&pinctrl_adc14_default &pinctrl_adc15_default>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&ehci1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&emmc {
|
||||
clk-phase-mmc-hs200 = <180>, <180>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&emmc_controller {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&gpio0 {
|
||||
gpio-line-names =
|
||||
/*A0-A7*/ "","","","","","","","",
|
||||
/*B0-B7*/ "","","","","","","checkstop","",
|
||||
/*C0-C7*/ "","","","","","","","",
|
||||
/*D0-D7*/ "","","","","","","","",
|
||||
/*E0-E7*/ "","","","","","","","",
|
||||
/*F0-F7*/ "","fan-ctlr-reset","rtc-battery-voltage-read-enable",
|
||||
"reset-cause-pinhole","","","","",
|
||||
/*G0-G7*/ "fan0","fan1","","","","","","",
|
||||
/*H0-H7*/ "","","rear-enc-id0","rear-enc-fault0","","","","",
|
||||
/*I0-I7*/ "","","","","","","bmc-secure-boot","",
|
||||
/*J0-J7*/ "","","","","","","","",
|
||||
/*K0-K7*/ "","","","","","","","",
|
||||
/*L0-L7*/ "","","","","","","","",
|
||||
/*M0-M7*/ "","","","","","","","",
|
||||
/*N0-N7*/ "","","","","","","","",
|
||||
/*O0-O7*/ "","","","usb-power","","","","",
|
||||
/*P0-P7*/ "","","","","","","","",
|
||||
/*Q0-Q7*/ "cfam-reset","","regulator-standby-faulted","","","","","",
|
||||
/*R0-R7*/ "bmc-tpm-reset","power-chassis-control","power-chassis-good","","",
|
||||
"","","",
|
||||
/*S0-S7*/ "presence-ps0","presence-ps1","","","power-ffs-sync-history","","",
|
||||
"",
|
||||
/*T0-T7*/ "","","","","","","","",
|
||||
/*U0-U7*/ "","","","","","","","",
|
||||
/*V0-V7*/ "","","","","","","","",
|
||||
/*W0-W7*/ "","","","","","","","",
|
||||
/*X0-X7*/ "","","","","","","","",
|
||||
/*Y0-Y7*/ "","","","","","","","",
|
||||
/*Z0-Z7*/ "","","","","","","","";
|
||||
|
||||
usb-power-hog {
|
||||
gpio-hog;
|
||||
gpios = <ASPEED_GPIO(O, 3) GPIO_ACTIVE_LOW>;
|
||||
output-high;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c0 {
|
||||
status = "okay";
|
||||
|
||||
gpio@20 {
|
||||
compatible = "ti,tca9554";
|
||||
reg = <0x20>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
|
||||
gpio-line-names =
|
||||
"",
|
||||
"RUSSEL_FW_I2C_ENABLE_N",
|
||||
"RUSSEL_OPPANEL_PRESENCE_N",
|
||||
"BLYTH_OPPANEL_PRESENCE_N",
|
||||
"CPU_TPM_CARD_PRESENT_N",
|
||||
"",
|
||||
"",
|
||||
"DASD_BP_PRESENT_N";
|
||||
};
|
||||
|
||||
eeprom@51 {
|
||||
compatible = "atmel,24c64";
|
||||
reg = <0x51>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&i2c2 {
|
||||
status = "okay";
|
||||
|
||||
pmic@64 {
|
||||
compatible = "ti,ucd90160";
|
||||
reg = <0x64>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c3 {
|
||||
status = "okay";
|
||||
|
||||
power-supply@5a {
|
||||
compatible = "acbel,fsg032";
|
||||
reg = <0x5a>;
|
||||
};
|
||||
|
||||
power-supply@5b {
|
||||
compatible = "acbel,fsg032";
|
||||
reg = <0x5b>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c4 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&i2c5 {
|
||||
status = "okay";
|
||||
|
||||
eeprom@52 {
|
||||
compatible = "atmel,24c64";
|
||||
reg = <0x52>;
|
||||
};
|
||||
|
||||
led-controller@62 {
|
||||
compatible = "nxp,pca9551";
|
||||
reg = <0x62>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
|
||||
led@0 {
|
||||
reg = <0>;
|
||||
default-state = "keep";
|
||||
label = "cablecard2-cxp-top";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
|
||||
led@1 {
|
||||
reg = <1>;
|
||||
default-state = "keep";
|
||||
label = "cablecard2-cxp-bot";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&i2c6 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&i2c7 {
|
||||
multi-master;
|
||||
status = "okay";
|
||||
|
||||
temperature-sensor@48 {
|
||||
compatible = "ti,tmp275";
|
||||
reg = <0x48>;
|
||||
};
|
||||
|
||||
eeprom@50 {
|
||||
compatible = "atmel,24c64";
|
||||
reg = <0x50>;
|
||||
};
|
||||
|
||||
eeprom@51 {
|
||||
compatible = "atmel,24c64";
|
||||
reg = <0x51>;
|
||||
};
|
||||
|
||||
pwm@53 {
|
||||
compatible = "maxim,max31785a";
|
||||
reg = <0x53>;
|
||||
};
|
||||
|
||||
led-controller@60 {
|
||||
compatible = "nxp,pca9551";
|
||||
reg = <0x60>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
|
||||
led@0 {
|
||||
reg = <0>;
|
||||
default-state = "keep";
|
||||
label = "front-sys-id0";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
|
||||
led@1 {
|
||||
reg = <1>;
|
||||
default-state = "keep";
|
||||
label = "front-check-log0";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
|
||||
led@2 {
|
||||
reg = <2>;
|
||||
default-state = "keep";
|
||||
label = "front-enc-fault1";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
|
||||
led@3 {
|
||||
reg = <3>;
|
||||
default-state = "keep";
|
||||
label = "front-sys-pwron0";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
};
|
||||
|
||||
lcd-controller@62 {
|
||||
compatible = "ibm,op-panel";
|
||||
reg = <(0x62 | I2C_OWN_SLAVE_ADDRESS)>;
|
||||
};
|
||||
|
||||
pressure-sensor@76 {
|
||||
compatible = "infineon,dps310";
|
||||
reg = <0x76>;
|
||||
#io-channel-cells = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c8 {
|
||||
status = "okay";
|
||||
|
||||
rtc@32 {
|
||||
compatible = "epson,rx8900";
|
||||
reg = <0x32>;
|
||||
};
|
||||
|
||||
eeprom@50 {
|
||||
compatible = "atmel,24c128";
|
||||
reg = <0x50>;
|
||||
};
|
||||
|
||||
led-controller@60 {
|
||||
compatible = "nxp,pca9551";
|
||||
reg = <0x60>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
|
||||
gpio-line-names =
|
||||
"",
|
||||
"APSS_RESET_N",
|
||||
"",
|
||||
"N_MODE_CPU_N",
|
||||
"",
|
||||
"",
|
||||
"P10_DCM_PRESENT",
|
||||
"";
|
||||
};
|
||||
|
||||
led-controller@61 {
|
||||
compatible = "nxp,pca9552";
|
||||
reg = <0x61>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
|
||||
gpio-line-names =
|
||||
"",
|
||||
"",
|
||||
"SLOT2_PRSNT_EN_RSVD",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"SLOT2_EXPANDER_PRSNT_N",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"";
|
||||
};
|
||||
};
|
||||
|
||||
&i2c9 {
|
||||
status = "okay";
|
||||
|
||||
temperature-sensor@4c {
|
||||
compatible = "ti,tmp423";
|
||||
reg = <0x4c>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c10 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&i2c11 {
|
||||
status = "okay";
|
||||
|
||||
gpio@20 {
|
||||
compatible = "ti,tca9554";
|
||||
reg = <0x20>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
|
||||
gpio-line-names =
|
||||
"BOOT_RCVRY_TWI",
|
||||
"BOOT_RCVRY_UART",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"",
|
||||
"PE_SWITCH_RSTB_N";
|
||||
};
|
||||
|
||||
temperature-sensor@4c {
|
||||
compatible = "ti,tmp435";
|
||||
reg = <0x4c>;
|
||||
};
|
||||
|
||||
i2c-mux@75 {
|
||||
compatible = "nxp,pca9849";
|
||||
reg = <0x75>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
i2c-mux-idle-disconnect;
|
||||
|
||||
i2c11mux0chn0: i2c@0 {
|
||||
reg = <0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
};
|
||||
|
||||
i2c11mux0chn1: i2c@1 {
|
||||
reg = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
};
|
||||
|
||||
i2c11mux0chn2: i2c@2 {
|
||||
reg = <2>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
};
|
||||
|
||||
i2c11mux0chn3: i2c@3 {
|
||||
reg = <3>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&i2c12 {
|
||||
status = "okay";
|
||||
|
||||
tpm@2e {
|
||||
compatible = "nuvoton,npct75x", "tcg,tpm-tis-i2c";
|
||||
reg = <0x2e>;
|
||||
memory-region = <&event_log>;
|
||||
};
|
||||
|
||||
eeprom@50 {
|
||||
compatible = "atmel,24c64";
|
||||
reg = <0x50>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c13 {
|
||||
status = "okay";
|
||||
|
||||
eeprom@50 {
|
||||
compatible = "atmel,24c64";
|
||||
reg = <0x50>;
|
||||
};
|
||||
|
||||
led-controller@60 {
|
||||
compatible = "nxp,pca9551";
|
||||
reg = <0x60>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
|
||||
led@0 {
|
||||
reg = <0>;
|
||||
default-state = "keep";
|
||||
label = "nvme3";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
|
||||
led@1 {
|
||||
reg = <1>;
|
||||
default-state = "keep";
|
||||
label = "nvme2";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
|
||||
led@2 {
|
||||
reg = <2>;
|
||||
default-state = "keep";
|
||||
label = "nvme1";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
|
||||
led@3 {
|
||||
reg = <3>;
|
||||
default-state = "keep";
|
||||
label = "nvme0";
|
||||
retain-state-shutdown;
|
||||
type = <PCA955X_TYPE_LED>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&i2c14 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&i2c15 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&ibt {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&kcs2 {
|
||||
aspeed,lpc-io-reg = <0xca8 0xcac>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&kcs3 {
|
||||
aspeed,lpc-io-reg = <0xca2>;
|
||||
aspeed,lpc-interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&lpc_ctrl {
|
||||
memory-region = <&flash_memory>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&mac2 {
|
||||
clocks = <&syscon ASPEED_CLK_GATE_MAC3CLK>,
|
||||
<&syscon ASPEED_CLK_MAC3RCLK>;
|
||||
clock-names = "MACCLK", "RCLK";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_rmii3_default>;
|
||||
use-ncsi;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&pinctrl_emmc_default {
|
||||
bias-disable;
|
||||
};
|
||||
|
||||
&uart2 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&uhci {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&vuart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&vuart2 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&wdt1 {
|
||||
aspeed,reset-type = "none";
|
||||
aspeed,external-signal;
|
||||
aspeed,ext-push-pull;
|
||||
aspeed,ext-active-high;
|
||||
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_wdtrst1_default>;
|
||||
};
|
||||
|
||||
&wdt2 {
|
||||
status = "okay";
|
||||
};
|
||||
|
|
@ -277,15 +277,11 @@ max31785@52 {
|
|||
#size-cells = <0>;
|
||||
|
||||
fan0: fan@0 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <0>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
|
||||
fan1: fan@1 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <1>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -2066,27 +2066,19 @@ max31785@52 {
|
|||
reg = <0x52>;
|
||||
|
||||
fan@0 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <0>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
|
||||
fan@1 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <1>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
|
||||
fan@2 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <2>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
|
||||
fan@3 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <3>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -1080,39 +1080,27 @@ max: max31785@52 {
|
|||
#size-cells = <0>;
|
||||
|
||||
fan0: fan@0 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <0>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
|
||||
fan1: fan@1 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <1>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
|
||||
fan2: fan@2 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <2>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
|
||||
fan3: fan@3 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <3>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
|
||||
fan4: fan@4 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <4>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
|
||||
fan5: fan@5 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <5>;
|
||||
tach-pulses = <2>;
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -481,55 +481,19 @@ max31785@52 {
|
|||
#size-cells = <0>;
|
||||
|
||||
fan@0 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <0>;
|
||||
tach-pulses = <2>;
|
||||
maxim,fan-rotor-input = "tach";
|
||||
maxim,fan-pwm-freq = <25000>;
|
||||
maxim,fan-dual-tach;
|
||||
maxim,fan-no-watchdog;
|
||||
maxim,fan-no-fault-ramp;
|
||||
maxim,fan-ramp = <2>;
|
||||
maxim,fan-fault-pin-mon;
|
||||
};
|
||||
|
||||
fan@1 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <1>;
|
||||
tach-pulses = <2>;
|
||||
maxim,fan-rotor-input = "tach";
|
||||
maxim,fan-pwm-freq = <25000>;
|
||||
maxim,fan-dual-tach;
|
||||
maxim,fan-no-watchdog;
|
||||
maxim,fan-no-fault-ramp;
|
||||
maxim,fan-ramp = <2>;
|
||||
maxim,fan-fault-pin-mon;
|
||||
};
|
||||
|
||||
fan@2 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <2>;
|
||||
tach-pulses = <2>;
|
||||
maxim,fan-rotor-input = "tach";
|
||||
maxim,fan-pwm-freq = <25000>;
|
||||
maxim,fan-dual-tach;
|
||||
maxim,fan-no-watchdog;
|
||||
maxim,fan-no-fault-ramp;
|
||||
maxim,fan-ramp = <2>;
|
||||
maxim,fan-fault-pin-mon;
|
||||
};
|
||||
|
||||
fan@3 {
|
||||
compatible = "pmbus-fan";
|
||||
reg = <3>;
|
||||
tach-pulses = <2>;
|
||||
maxim,fan-rotor-input = "tach";
|
||||
maxim,fan-pwm-freq = <25000>;
|
||||
maxim,fan-dual-tach;
|
||||
maxim,fan-no-watchdog;
|
||||
maxim,fan-no-fault-ramp;
|
||||
maxim,fan-ramp = <2>;
|
||||
maxim,fan-fault-pin-mon;
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -0,0 +1,779 @@
|
|||
// SPDX-License-Identifier: GPL-2.0-or-later
|
||||
// Copyright 2025 IBM Corp.
|
||||
|
||||
/ {
|
||||
aliases {
|
||||
i2c100 = &cfam0_i2c0;
|
||||
i2c101 = &cfam0_i2c1;
|
||||
i2c110 = &cfam0_i2c10;
|
||||
i2c111 = &cfam0_i2c11;
|
||||
i2c112 = &cfam0_i2c12;
|
||||
i2c113 = &cfam0_i2c13;
|
||||
i2c114 = &cfam0_i2c14;
|
||||
i2c115 = &cfam0_i2c15;
|
||||
i2c202 = &cfam1_i2c2;
|
||||
i2c203 = &cfam1_i2c3;
|
||||
i2c210 = &cfam1_i2c10;
|
||||
i2c211 = &cfam1_i2c11;
|
||||
i2c214 = &cfam1_i2c14;
|
||||
i2c215 = &cfam1_i2c15;
|
||||
i2c216 = &cfam1_i2c16;
|
||||
i2c217 = &cfam1_i2c17;
|
||||
|
||||
sbefifo100 = &sbefifo100;
|
||||
sbefifo101 = &sbefifo101;
|
||||
sbefifo110 = &sbefifo110;
|
||||
sbefifo111 = &sbefifo111;
|
||||
sbefifo112 = &sbefifo112;
|
||||
sbefifo113 = &sbefifo113;
|
||||
sbefifo114 = &sbefifo114;
|
||||
sbefifo115 = &sbefifo115;
|
||||
sbefifo202 = &sbefifo202;
|
||||
sbefifo203 = &sbefifo203;
|
||||
sbefifo210 = &sbefifo210;
|
||||
sbefifo211 = &sbefifo211;
|
||||
sbefifo214 = &sbefifo214;
|
||||
sbefifo215 = &sbefifo215;
|
||||
sbefifo216 = &sbefifo216;
|
||||
sbefifo217 = &sbefifo217;
|
||||
|
||||
scom100 = &scom100;
|
||||
scom101 = &scom101;
|
||||
scom110 = &scom110;
|
||||
scom111 = &scom111;
|
||||
scom112 = &scom112;
|
||||
scom113 = &scom113;
|
||||
scom114 = &scom114;
|
||||
scom115 = &scom115;
|
||||
scom202 = &scom202;
|
||||
scom203 = &scom203;
|
||||
scom210 = &scom210;
|
||||
scom211 = &scom211;
|
||||
scom214 = &scom214;
|
||||
scom215 = &scom215;
|
||||
scom216 = &scom216;
|
||||
scom217 = &scom217;
|
||||
|
||||
spi10 = &cfam0_spi0;
|
||||
spi11 = &cfam0_spi1;
|
||||
spi12 = &cfam0_spi2;
|
||||
spi13 = &cfam0_spi3;
|
||||
spi20 = &cfam1_spi0;
|
||||
spi21 = &cfam1_spi1;
|
||||
spi22 = &cfam1_spi2;
|
||||
spi23 = &cfam1_spi3;
|
||||
};
|
||||
};
|
||||
|
||||
&fsim0 {
|
||||
bus-frequency = <100000000>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
cfam-reset-gpios = <&gpio0 ASPEED_GPIO(Q, 0) GPIO_ACTIVE_HIGH>;
|
||||
status = "okay";
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom@1000 {
|
||||
compatible = "ibm,p9-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
i2c@1800 {
|
||||
compatible = "ibm,i2c-fsi";
|
||||
reg = <0x1800 0x400>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam0_i2c0: i2c-bus@0 {
|
||||
reg = <0>; /* OMI01 */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom100: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo100: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c1: i2c-bus@1 {
|
||||
reg = <1>; /* OMI23 */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom101: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo101: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c10: i2c-bus@a {
|
||||
reg = <10>; /* OP3A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom110: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo110: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c11: i2c-bus@b {
|
||||
reg = <11>; /* OP3B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom111: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo111: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c12: i2c-bus@c {
|
||||
reg = <12>; /* OP4A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom112: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo112: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c13: i2c-bus@d {
|
||||
reg = <13>; /* OP4B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom113: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo113: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c14: i2c-bus@e {
|
||||
reg = <14>; /* OP5A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom114: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo114: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c15: i2c-bus@f {
|
||||
reg = <15>; /* OP5B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom115: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo115: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
fsi2spi@1c00 {
|
||||
compatible = "ibm,fsi2spi";
|
||||
reg = <0x1c00 0x400>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam0_spi0: spi@0 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_spi1: spi@20 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x20>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_spi2: spi@40 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x40>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_spi3: spi@60 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x60>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
sbefifo@2400 {
|
||||
compatible = "ibm,p9-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
|
||||
occ {
|
||||
compatible = "ibm,p10-occ";
|
||||
|
||||
hwmon {
|
||||
compatible = "ibm,p10-occ-hwmon";
|
||||
ibm,no-poll-on-init;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
fsi_hub0: fsi@3400 {
|
||||
compatible = "ibm,p9-fsi-controller";
|
||||
reg = <0x3400 0x400>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&fsi_hub0 {
|
||||
cfam@1,0 {
|
||||
reg = <1 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <1>;
|
||||
|
||||
scom@1000 {
|
||||
compatible = "ibm,p9-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
i2c@1800 {
|
||||
compatible = "ibm,i2c-fsi";
|
||||
reg = <0x1800 0x400>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam1_i2c2: i2c-bus@2 {
|
||||
reg = <2>; /* OMI45 */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom202: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo202: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c3: i2c-bus@3 {
|
||||
reg = <3>; /* OMI67 */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom203: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo203: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c10: i2c-bus@a {
|
||||
reg = <10>; /* OP3A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom210: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo210: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c11: i2c-bus@b {
|
||||
reg = <11>; /* OP3B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom211: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo211: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c14: i2c-bus@e {
|
||||
reg = <14>; /* OP5A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom214: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo214: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c15: i2c-bus@f {
|
||||
reg = <15>; /* OP5B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom215: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo215: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c16: i2c-bus@10 {
|
||||
reg = <16>; /* OP6A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom216: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo216: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c17: i2c-bus@11 {
|
||||
reg = <17>; /* OP6B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom217: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo217: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
fsi2spi@1c00 {
|
||||
compatible = "ibm,fsi2spi";
|
||||
reg = <0x1c00 0x400>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam1_spi0: spi@0 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_spi1: spi@20 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x20>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_spi2: spi@40 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x40>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_spi3: spi@60 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x60>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
sbefifo@2400 {
|
||||
compatible = "ibm,p9-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
|
||||
occ {
|
||||
compatible = "ibm,p10-occ";
|
||||
|
||||
hwmon {
|
||||
compatible = "ibm,p10-occ-hwmon";
|
||||
ibm,no-poll-on-init;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
fsi@3400 {
|
||||
compatible = "ibm,p9-fsi-controller";
|
||||
reg = <0x3400 0x400>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
no-scan-on-init;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
@ -1,24 +1,10 @@
|
|||
// SPDX-License-Identifier: GPL-2.0-or-later
|
||||
// Copyright 2024 IBM Corp.
|
||||
|
||||
#include "ibm-power11-dual.dtsi"
|
||||
|
||||
/ {
|
||||
aliases {
|
||||
i2c100 = &cfam0_i2c0;
|
||||
i2c101 = &cfam0_i2c1;
|
||||
i2c110 = &cfam0_i2c10;
|
||||
i2c111 = &cfam0_i2c11;
|
||||
i2c112 = &cfam0_i2c12;
|
||||
i2c113 = &cfam0_i2c13;
|
||||
i2c114 = &cfam0_i2c14;
|
||||
i2c115 = &cfam0_i2c15;
|
||||
i2c202 = &cfam1_i2c2;
|
||||
i2c203 = &cfam1_i2c3;
|
||||
i2c210 = &cfam1_i2c10;
|
||||
i2c211 = &cfam1_i2c11;
|
||||
i2c214 = &cfam1_i2c14;
|
||||
i2c215 = &cfam1_i2c15;
|
||||
i2c216 = &cfam1_i2c16;
|
||||
i2c217 = &cfam1_i2c17;
|
||||
i2c300 = &cfam2_i2c0;
|
||||
i2c301 = &cfam2_i2c1;
|
||||
i2c310 = &cfam2_i2c10;
|
||||
|
|
@ -36,22 +22,6 @@ aliases {
|
|||
i2c416 = &cfam3_i2c16;
|
||||
i2c417 = &cfam3_i2c17;
|
||||
|
||||
sbefifo100 = &sbefifo100;
|
||||
sbefifo101 = &sbefifo101;
|
||||
sbefifo110 = &sbefifo110;
|
||||
sbefifo111 = &sbefifo111;
|
||||
sbefifo112 = &sbefifo112;
|
||||
sbefifo113 = &sbefifo113;
|
||||
sbefifo114 = &sbefifo114;
|
||||
sbefifo115 = &sbefifo115;
|
||||
sbefifo202 = &sbefifo202;
|
||||
sbefifo203 = &sbefifo203;
|
||||
sbefifo210 = &sbefifo210;
|
||||
sbefifo211 = &sbefifo211;
|
||||
sbefifo214 = &sbefifo214;
|
||||
sbefifo215 = &sbefifo215;
|
||||
sbefifo216 = &sbefifo216;
|
||||
sbefifo217 = &sbefifo217;
|
||||
sbefifo300 = &sbefifo300;
|
||||
sbefifo301 = &sbefifo301;
|
||||
sbefifo310 = &sbefifo310;
|
||||
|
|
@ -69,22 +39,6 @@ aliases {
|
|||
sbefifo416 = &sbefifo416;
|
||||
sbefifo417 = &sbefifo417;
|
||||
|
||||
scom100 = &scom100;
|
||||
scom101 = &scom101;
|
||||
scom110 = &scom110;
|
||||
scom111 = &scom111;
|
||||
scom112 = &scom112;
|
||||
scom113 = &scom113;
|
||||
scom114 = &scom114;
|
||||
scom115 = &scom115;
|
||||
scom202 = &scom202;
|
||||
scom203 = &scom203;
|
||||
scom210 = &scom210;
|
||||
scom211 = &scom211;
|
||||
scom214 = &scom214;
|
||||
scom215 = &scom215;
|
||||
scom216 = &scom216;
|
||||
scom217 = &scom217;
|
||||
scom300 = &scom300;
|
||||
scom301 = &scom301;
|
||||
scom310 = &scom310;
|
||||
|
|
@ -102,14 +56,6 @@ aliases {
|
|||
scom416 = &scom416;
|
||||
scom417 = &scom417;
|
||||
|
||||
spi10 = &cfam0_spi0;
|
||||
spi11 = &cfam0_spi1;
|
||||
spi12 = &cfam0_spi2;
|
||||
spi13 = &cfam0_spi3;
|
||||
spi20 = &cfam1_spi0;
|
||||
spi21 = &cfam1_spi1;
|
||||
spi22 = &cfam1_spi2;
|
||||
spi23 = &cfam1_spi3;
|
||||
spi30 = &cfam2_spi0;
|
||||
spi31 = &cfam2_spi1;
|
||||
spi32 = &cfam2_spi2;
|
||||
|
|
@ -121,718 +67,7 @@ aliases {
|
|||
};
|
||||
};
|
||||
|
||||
&fsim0 {
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
status = "okay";
|
||||
bus-frequency = <100000000>;
|
||||
cfam-reset-gpios = <&gpio0 ASPEED_GPIO(Q, 0) GPIO_ACTIVE_HIGH>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom@1000 {
|
||||
compatible = "ibm,p9-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
i2c@1800 {
|
||||
compatible = "ibm,i2c-fsi";
|
||||
reg = <0x1800 0x400>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam0_i2c0: i2c-bus@0 {
|
||||
reg = <0>; /* OMI01 */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom100: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo100: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c1: i2c-bus@1 {
|
||||
reg = <1>; /* OMI23 */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom101: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo101: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c10: i2c-bus@a {
|
||||
reg = <10>; /* OP3A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom110: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo110: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c11: i2c-bus@b {
|
||||
reg = <11>; /* OP3B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom111: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo111: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c12: i2c-bus@c {
|
||||
reg = <12>; /* OP4A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom112: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo112: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c13: i2c-bus@d {
|
||||
reg = <13>; /* OP4B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom113: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo113: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c14: i2c-bus@e {
|
||||
reg = <14>; /* OP5A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom114: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo114: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_i2c15: i2c-bus@f {
|
||||
reg = <15>; /* OP5B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom115: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo115: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
fsi2spi@1c00 {
|
||||
compatible = "ibm,fsi2spi";
|
||||
reg = <0x1c00 0x400>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam0_spi0: spi@0 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_spi1: spi@20 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x20>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_spi2: spi@40 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x40>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam0_spi3: spi@60 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x60>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
sbefifo@2400 {
|
||||
compatible = "ibm,p9-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
|
||||
occ {
|
||||
compatible = "ibm,p10-occ";
|
||||
|
||||
hwmon {
|
||||
compatible = "ibm,p10-occ-hwmon";
|
||||
ibm,no-poll-on-init;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
fsi_hub0: fsi@3400 {
|
||||
compatible = "ibm,p9-fsi-controller";
|
||||
reg = <0x3400 0x400>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&fsi_hub0 {
|
||||
cfam@1,0 {
|
||||
reg = <1 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <1>;
|
||||
|
||||
scom@1000 {
|
||||
compatible = "ibm,p9-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
i2c@1800 {
|
||||
compatible = "ibm,i2c-fsi";
|
||||
reg = <0x1800 0x400>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam1_i2c2: i2c-bus@2 {
|
||||
reg = <2>; /* OMI45 */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom202: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo202: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c3: i2c-bus@3 {
|
||||
reg = <3>; /* OMI67 */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom203: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo203: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c10: i2c-bus@a {
|
||||
reg = <10>; /* OP3A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom210: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo210: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c11: i2c-bus@b {
|
||||
reg = <11>; /* OP3B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom211: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo211: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c14: i2c-bus@e {
|
||||
reg = <14>; /* OP5A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom214: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo214: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c15: i2c-bus@f {
|
||||
reg = <15>; /* OP5B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom215: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo215: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c16: i2c-bus@10 {
|
||||
reg = <16>; /* OP6A */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom216: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo216: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_i2c17: i2c-bus@11 {
|
||||
reg = <17>; /* OP6B */
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
fsi@20 {
|
||||
compatible = "ibm,i2cr-fsi-master";
|
||||
reg = <0x20>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam@0,0 {
|
||||
reg = <0 0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
chip-id = <0>;
|
||||
|
||||
scom217: scom@1000 {
|
||||
compatible = "ibm,i2cr-scom";
|
||||
reg = <0x1000 0x400>;
|
||||
};
|
||||
|
||||
sbefifo217: sbefifo@2400 {
|
||||
compatible = "ibm,odyssey-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
fsi2spi@1c00 {
|
||||
compatible = "ibm,fsi2spi";
|
||||
reg = <0x1c00 0x400>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cfam1_spi0: spi@0 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_spi1: spi@20 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x20>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_spi2: spi@40 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x40>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
cfam1_spi3: spi@60 {
|
||||
compatible = "ibm,spi-fsi";
|
||||
reg = <0x60>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
eeprom@0 {
|
||||
compatible = "atmel,at25";
|
||||
reg = <0>;
|
||||
address-width = <24>;
|
||||
pagesize = <256>;
|
||||
size = <0x80000>;
|
||||
spi-max-frequency = <10000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
sbefifo@2400 {
|
||||
compatible = "ibm,p9-sbefifo";
|
||||
reg = <0x2400 0x400>;
|
||||
|
||||
occ {
|
||||
compatible = "ibm,p10-occ";
|
||||
|
||||
hwmon {
|
||||
compatible = "ibm,p10-occ-hwmon";
|
||||
ibm,no-poll-on-init;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
fsi@3400 {
|
||||
compatible = "ibm,p9-fsi-controller";
|
||||
reg = <0x3400 0x400>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
no-scan-on-init;
|
||||
};
|
||||
};
|
||||
|
||||
cfam@2,0 {
|
||||
reg = <2 0>;
|
||||
#address-cells = <1>;
|
||||
|
|
|
|||
|
|
@ -2,7 +2,30 @@
|
|||
dtb-$(CONFIG_ARCH_INTEL_SOCFPGA) += \
|
||||
socfpga_arria5_socdk.dtb \
|
||||
socfpga_arria10_chameleonv3.dtb \
|
||||
socfpga_arria10_mercury_pe1.dtb \
|
||||
socfpga_arria10_mercury_aa1_pe1_emmc.dtb \
|
||||
socfpga_arria10_mercury_aa1_pe1_qspi.dtb \
|
||||
socfpga_arria10_mercury_aa1_pe1_sdmmc.dtb \
|
||||
socfpga_arria10_mercury_aa1_pe3_emmc.dtb \
|
||||
socfpga_arria10_mercury_aa1_pe3_qspi.dtb \
|
||||
socfpga_arria10_mercury_aa1_pe3_sdmmc.dtb \
|
||||
socfpga_arria10_mercury_aa1_st1_emmc.dtb \
|
||||
socfpga_arria10_mercury_aa1_st1_qspi.dtb \
|
||||
socfpga_arria10_mercury_aa1_st1_sdmmc.dtb \
|
||||
socfpga_cyclone5_mercury_sa1_pe1_emmc.dtb \
|
||||
socfpga_cyclone5_mercury_sa1_pe1_qspi.dtb \
|
||||
socfpga_cyclone5_mercury_sa1_pe1_sdmmc.dtb \
|
||||
socfpga_cyclone5_mercury_sa1_pe3_emmc.dtb \
|
||||
socfpga_cyclone5_mercury_sa1_pe3_qspi.dtb \
|
||||
socfpga_cyclone5_mercury_sa1_pe3_sdmmc.dtb \
|
||||
socfpga_cyclone5_mercury_sa1_st1_emmc.dtb \
|
||||
socfpga_cyclone5_mercury_sa1_st1_qspi.dtb \
|
||||
socfpga_cyclone5_mercury_sa1_st1_sdmmc.dtb \
|
||||
socfpga_cyclone5_mercury_sa2_pe1_qspi.dtb \
|
||||
socfpga_cyclone5_mercury_sa2_pe1_sdmmc.dtb \
|
||||
socfpga_cyclone5_mercury_sa2_pe3_qspi.dtb \
|
||||
socfpga_cyclone5_mercury_sa2_pe3_sdmmc.dtb \
|
||||
socfpga_cyclone5_mercury_sa2_st1_qspi.dtb \
|
||||
socfpga_cyclone5_mercury_sa2_st1_sdmmc.dtb \
|
||||
socfpga_arria10_socdk_nand.dtb \
|
||||
socfpga_arria10_socdk_qspi.dtb \
|
||||
socfpga_arria10_socdk_sdmmc.dtb \
|
||||
|
|
|
|||
|
|
@ -7,12 +7,14 @@
|
|||
|
||||
/ {
|
||||
|
||||
model = "Enclustra Mercury AA1";
|
||||
compatible = "enclustra,mercury-aa1", "altr,socfpga-arria10", "altr,socfpga";
|
||||
model = "Enclustra Mercury+ AA1";
|
||||
compatible = "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
|
||||
aliases {
|
||||
ethernet0 = &gmac0;
|
||||
serial1 = &uart1;
|
||||
spi0 = &qspi;
|
||||
};
|
||||
|
||||
memory@0 {
|
||||
|
|
@ -24,52 +26,102 @@ memory@0 {
|
|||
chosen {
|
||||
stdout-path = "serial1:115200n8";
|
||||
};
|
||||
|
||||
/* Adjusted the i2c labels to use generic base-board dtsi files for
|
||||
* Enclustra Arria10 and Cyclone5 SoMs.
|
||||
*
|
||||
* The set of i2c0 and i2c1 labels defined in socfpga_cyclone5.dtsi and in
|
||||
* socfpga_arria10.dtsi do not allow for using the same base-board .dtsi
|
||||
* fragments. Thus define generic labels here to match the correct i2c
|
||||
* bus in a generic base-board .dtsi file.
|
||||
*/
|
||||
soc {
|
||||
i2c_encl: i2c@ffc02300 {
|
||||
};
|
||||
i2c_encl_fpga: i2c@ffc02200 {
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&i2c_encl {
|
||||
status = "okay";
|
||||
i2c-sda-hold-time-ns = <300>;
|
||||
clock-frequency = <100000>;
|
||||
|
||||
atsha204a: crypto@64 {
|
||||
compatible = "atmel,atsha204a";
|
||||
reg = <0x64>;
|
||||
};
|
||||
|
||||
isl12022: rtc@6f {
|
||||
compatible = "isil,isl12022";
|
||||
reg = <0x6f>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c_encl_fpga {
|
||||
i2c-sda-hold-time-ns = <300>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&gmac0 {
|
||||
phy-mode = "rgmii";
|
||||
status = "okay";
|
||||
phy-mode = "rgmii-id";
|
||||
phy-addr = <0xffffffff>; /* probe for phy addr */
|
||||
|
||||
max-frame-size = <3800>;
|
||||
|
||||
phy-handle = <&phy3>;
|
||||
|
||||
/delete-property/ mac-address;
|
||||
|
||||
mdio {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "snps,dwmac-mdio";
|
||||
phy3: ethernet-phy@3 {
|
||||
txd0-skew-ps = <0>; /* -420ps */
|
||||
txd1-skew-ps = <0>; /* -420ps */
|
||||
txd2-skew-ps = <0>; /* -420ps */
|
||||
txd3-skew-ps = <0>; /* -420ps */
|
||||
reg = <3>;
|
||||
|
||||
/* Add 2ns RX clock delay (1.2ns + 0.78ns)*/
|
||||
rxc-skew-ps = <1680>; /* 780ps */
|
||||
rxd0-skew-ps = <420>; /* 0ps */
|
||||
rxd1-skew-ps = <420>; /* 0ps */
|
||||
rxd2-skew-ps = <420>; /* 0ps */
|
||||
rxd3-skew-ps = <420>; /* 0ps */
|
||||
txen-skew-ps = <0>; /* -420ps */
|
||||
txc-skew-ps = <1860>; /* 960ps */
|
||||
rxdv-skew-ps = <420>; /* 0ps */
|
||||
rxc-skew-ps = <1680>; /* 780ps */
|
||||
reg = <3>;
|
||||
|
||||
/* Add 1.38ns TX clock delay (0.96ns + 0.42ns)*/
|
||||
txc-skew-ps = <1860>; /* 960ps */
|
||||
txd0-skew-ps = <0>; /* -420ps */
|
||||
txd1-skew-ps = <0>; /* -420ps */
|
||||
txd2-skew-ps = <0>; /* -420ps */
|
||||
txd3-skew-ps = <0>; /* -420ps */
|
||||
txen-skew-ps = <0>; /* -420ps */
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&i2c1 {
|
||||
atsha204a: crypto@64 {
|
||||
compatible = "atmel,atsha204a";
|
||||
reg = <0x64>;
|
||||
};
|
||||
&gpio0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
isl12022: isl12022@6f {
|
||||
compatible = "isil,isl12022";
|
||||
reg = <0x6f>;
|
||||
};
|
||||
&gpio1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&gpio2 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&uart0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* Following mappings are taken from arria10 socdk dts */
|
||||
&mmc {
|
||||
status = "okay";
|
||||
cap-sd-highspeed;
|
||||
broken-cd;
|
||||
bus-width = <4>;
|
||||
|
|
@ -79,3 +131,50 @@ &mmc {
|
|||
&osc1 {
|
||||
clock-frequency = <33330000>;
|
||||
};
|
||||
|
||||
&eccmgr {
|
||||
sdmmca-ecc@ff8c2c00 {
|
||||
compatible = "altr,socfpga-sdmmc-ecc";
|
||||
reg = <0xff8c2c00 0x400>;
|
||||
altr,ecc-parent = <&mmc>;
|
||||
interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<47 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<16 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<48 IRQ_TYPE_LEVEL_HIGH>;
|
||||
};
|
||||
};
|
||||
|
||||
&qspi {
|
||||
status = "okay";
|
||||
flash0: flash@0 {
|
||||
u-boot,dm-pre-reloc;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
compatible = "jedec,spi-nor";
|
||||
reg = <0>;
|
||||
|
||||
spi-rx-bus-width = <4>;
|
||||
spi-tx-bus-width = <4>;
|
||||
spi-max-frequency = <10000000>;
|
||||
|
||||
cdns,read-delay = <4>;
|
||||
cdns,tshsl-ns = <50>;
|
||||
cdns,tsd2d-ns = <50>;
|
||||
cdns,tchsh-ns = <4>;
|
||||
cdns,tslch-ns = <4>;
|
||||
|
||||
partition@raw {
|
||||
label = "Flash Raw";
|
||||
reg = <0x0 0x4000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&watchdog1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&usb0 {
|
||||
status = "okay";
|
||||
dr_mode = "host";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_emmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ PE1 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-pe1", "enclustra,mercury-sa1",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_qspi.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ AA1 on Mercury+ PE1 Base Board";
|
||||
compatible = "enclustra,mercury-aa1-pe1", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_sdmmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ AA1 on Mercury+ PE1 Base Board";
|
||||
compatible = "enclustra,mercury-aa1-pe1", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe3.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_emmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ AA1 on Mercury+ PE3 Base Board";
|
||||
compatible = "enclustra,mercury-aa1-pe3", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe3.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_qspi.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ AA1 on Mercury+ PE3 Base Board";
|
||||
compatible = "enclustra,mercury-aa1-pe3", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe3.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_sdmmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ AA1 on Mercury+ PE3 Base Board";
|
||||
compatible = "enclustra,mercury-aa1-pe3", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_st1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_emmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ AA1 on Mercury+ ST1 Base Board";
|
||||
compatible = "enclustra,mercury-aa1-st1", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_st1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_qspi.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ AA1 on Mercury+ ST1 Base Board";
|
||||
compatible = "enclustra,mercury-aa1-st1", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_st1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_sdmmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ AA1 on Mercury+ ST1 Base Board";
|
||||
compatible = "enclustra,mercury-aa1-st1", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -1,55 +0,0 @@
|
|||
// SPDX-License-Identifier: GPL-2.0
|
||||
/*
|
||||
* Copyright 2023 Steffen Trumtrar <kernel@pengutronix.de>
|
||||
*/
|
||||
/dts-v1/;
|
||||
#include "socfpga_arria10_mercury_aa1.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ PE1";
|
||||
compatible = "enclustra,mercury-pe1", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
|
||||
aliases {
|
||||
ethernet0 = &gmac0;
|
||||
serial0 = &uart0;
|
||||
serial1 = &uart1;
|
||||
};
|
||||
};
|
||||
|
||||
&gmac0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&gpio0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&gpio1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&gpio2 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&i2c1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&mmc {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&uart0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&usb0 {
|
||||
status = "okay";
|
||||
dr_mode = "host";
|
||||
};
|
||||
|
|
@ -0,0 +1,143 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
#include "socfpga_cyclone5.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1";
|
||||
compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
||||
|
||||
chosen {
|
||||
stdout-path = "serial0:115200n8";
|
||||
};
|
||||
|
||||
aliases {
|
||||
ethernet0 = &gmac1;
|
||||
};
|
||||
|
||||
/* Adjusted the i2c labels to use generic base-board dtsi files for
|
||||
* Enclustra Arria10 and Cyclone5 SoMs.
|
||||
*
|
||||
* The set of i2c0 and i2c1 labels defined in socfpga_cyclone5.dtsi and in
|
||||
* socfpga_arria10.dtsi do not allow for using the same base-board .dtsi
|
||||
* fragments. Thus define generic labels here to match the correct i2c
|
||||
* bus in a generic base-board .dtsi file.
|
||||
*/
|
||||
soc {
|
||||
i2c_encl: i2c@ffc04000 {
|
||||
};
|
||||
i2c_encl_fpga: i2c@ffc05000 {
|
||||
};
|
||||
};
|
||||
|
||||
memory {
|
||||
name = "memory";
|
||||
device_type = "memory";
|
||||
reg = <0x0 0x40000000>; /* 1GB */
|
||||
};
|
||||
};
|
||||
|
||||
&osc1 {
|
||||
clock-frequency = <50000000>;
|
||||
};
|
||||
|
||||
&i2c_encl {
|
||||
i2c-sda-hold-time-ns = <300>;
|
||||
clock-frequency = <100000>;
|
||||
status = "okay";
|
||||
|
||||
isl12020: rtc@6f {
|
||||
compatible = "isil,isl12022";
|
||||
reg = <0x6f>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c_encl_fpga {
|
||||
i2c-sda-hold-time-ns = <300>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&uart0 {
|
||||
clock-frequency = <100000000>;
|
||||
};
|
||||
|
||||
&mmc0 {
|
||||
status = "okay";
|
||||
/delete-property/ cap-mmc-highspeed;
|
||||
/delete-property/ cap-sd-highspeed;
|
||||
};
|
||||
|
||||
&qspi {
|
||||
status = "okay";
|
||||
|
||||
flash0: flash@0 {
|
||||
u-boot,dm-pre-reloc;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
compatible = "jedec,spi-nor";
|
||||
reg = <0>;
|
||||
|
||||
spi-rx-bus-width = <4>;
|
||||
spi-tx-bus-width = <4>;
|
||||
spi-max-frequency = <10000000>;
|
||||
|
||||
cdns,read-delay = <4>;
|
||||
cdns,tshsl-ns = <50>;
|
||||
cdns,tsd2d-ns = <50>;
|
||||
cdns,tchsh-ns = <4>;
|
||||
cdns,tslch-ns = <4>;
|
||||
|
||||
partition@raw {
|
||||
label = "Flash Raw";
|
||||
reg = <0x0 0x4000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&gpio0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&gpio1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&gmac1 {
|
||||
status = "okay";
|
||||
/delete-property/ mac-address;
|
||||
phy-mode = "rgmii-id";
|
||||
phy-handle = <&phy3>;
|
||||
|
||||
mdio0 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "snps,dwmac-mdio";
|
||||
|
||||
phy3: ethernet-phy@3 {
|
||||
reg = <3>;
|
||||
|
||||
/* Add 2ns RX clock delay (1.2ns + 0.78ns)*/
|
||||
rxc-skew-ps = <1680>;
|
||||
rxd0-skew-ps = <420>;
|
||||
rxd1-skew-ps = <420>;
|
||||
rxd2-skew-ps = <420>;
|
||||
rxd3-skew-ps = <420>;
|
||||
rxdv-skew-ps = <420>;
|
||||
|
||||
/* Add 1.38ns TX clock delay (0.96ns + 0.42ns)*/
|
||||
txc-skew-ps = <1860>;
|
||||
txd0-skew-ps = <0>;
|
||||
txd1-skew-ps = <0>;
|
||||
txd2-skew-ps = <0>;
|
||||
txd3-skew-ps = <0>;
|
||||
txen-skew-ps = <0>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&usb1 {
|
||||
status = "okay";
|
||||
dr_mode = "host";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_emmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ PE1 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-pe1", "enclustra,mercury-aa1",
|
||||
"altr,socfpga-arria10", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_qspi.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ PE1 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-pe1", "enclustra,mercury-sa1",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_sdmmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ PE1 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-pe1", "enclustra,mercury-sa1",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe3.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_emmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ PE3 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-pe3", "enclustra,mercury-sa1",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe3.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_qspi.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ PE3 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-pe3", "enclustra,mercury-sa1",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe3.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_sdmmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ PE3 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-pe3", "enclustra,mercury-sa1",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_st1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_emmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ ST1 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-st1", "enclustra,mercury-sa1",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_st1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_qspi.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ ST1 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-st1", "enclustra,mercury-sa1",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_st1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_sdmmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury SA1 on Mercury+ ST1 Base Board";
|
||||
compatible = "enclustra,mercury-sa1-st1", "enclustra,mercury-sa1",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,146 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
#include "socfpga_cyclone5.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ SA2";
|
||||
compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
||||
|
||||
chosen {
|
||||
stdout-path = "serial0:115200n8";
|
||||
};
|
||||
|
||||
aliases {
|
||||
ethernet0 = &gmac1;
|
||||
};
|
||||
|
||||
/* Adjusted the i2c labels to use generic base-board dtsi files for
|
||||
* Enclustra Arria10 and Cyclone5 SoMs.
|
||||
*
|
||||
* The set of i2c0 and i2c1 labels defined in socfpga_cyclone5.dtsi and in
|
||||
* socfpga_arria10.dtsi do not allow for using the same base-board .dtsi
|
||||
* fragments. Thus define generic labels here to match the correct i2c
|
||||
* bus in a generic base-board .dtsi file.
|
||||
*/
|
||||
soc {
|
||||
i2c_encl: i2c@ffc04000 {
|
||||
};
|
||||
i2c_encl_fpga: i2c@ffc05000 {
|
||||
};
|
||||
};
|
||||
|
||||
memory {
|
||||
name = "memory";
|
||||
device_type = "memory";
|
||||
reg = <0x0 0x80000000>; /* 2GB */
|
||||
};
|
||||
};
|
||||
|
||||
&osc1 {
|
||||
clock-frequency = <50000000>;
|
||||
};
|
||||
|
||||
&i2c_encl {
|
||||
i2c-sda-hold-time-ns = <300>;
|
||||
clock-frequency = <100000>;
|
||||
status = "okay";
|
||||
|
||||
isl12020: rtc@6f {
|
||||
compatible = "isil,isl12022";
|
||||
reg = <0x6f>;
|
||||
};
|
||||
|
||||
atsha204a: crypto@64 {
|
||||
compatible = "atmel,atsha204a";
|
||||
reg = <0x64>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c_encl_fpga {
|
||||
i2c-sda-hold-time-ns = <300>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&uart0 {
|
||||
clock-frequency = <100000000>;
|
||||
};
|
||||
|
||||
&mmc0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&qspi {
|
||||
status = "okay";
|
||||
|
||||
flash0: flash@0 {
|
||||
u-boot,dm-pre-reloc;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
compatible = "jedec,spi-nor";
|
||||
reg = <0>;
|
||||
|
||||
spi-rx-bus-width = <4>;
|
||||
spi-tx-bus-width = <4>;
|
||||
spi-max-frequency = <10000000>;
|
||||
|
||||
cdns,read-delay = <4>;
|
||||
cdns,tshsl-ns = <50>;
|
||||
cdns,tsd2d-ns = <50>;
|
||||
cdns,tchsh-ns = <4>;
|
||||
cdns,tslch-ns = <4>;
|
||||
|
||||
partition@raw {
|
||||
label = "Flash Raw";
|
||||
reg = <0x0 0x4000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&gpio0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&gpio1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&gmac1 {
|
||||
status = "okay";
|
||||
/delete-property/ mac-address;
|
||||
phy-mode = "rgmii-id";
|
||||
phy-handle = <&phy3>;
|
||||
|
||||
mdio0 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "snps,dwmac-mdio";
|
||||
|
||||
phy3: ethernet-phy@3 {
|
||||
reg = <3>;
|
||||
|
||||
/* Add 2ns RX clock delay (1.2ns + 0.78ns)*/
|
||||
rxc-skew-ps = <1680>;
|
||||
rxd0-skew-ps = <420>;
|
||||
rxd1-skew-ps = <420>;
|
||||
rxd2-skew-ps = <420>;
|
||||
rxd3-skew-ps = <420>;
|
||||
rxdv-skew-ps = <420>;
|
||||
|
||||
/* Add 1.38ns TX clock delay (0.96ns + 0.42ns)*/
|
||||
txc-skew-ps = <1860>;
|
||||
txd0-skew-ps = <0>;
|
||||
txd1-skew-ps = <0>;
|
||||
txd2-skew-ps = <0>;
|
||||
txd3-skew-ps = <0>;
|
||||
txen-skew-ps = <0>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&usb1 {
|
||||
status = "okay";
|
||||
dr_mode = "host";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa2.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_qspi.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ SA2 on Mercury+ PE1 Base Board";
|
||||
compatible = "enclustra,mercury-sa2-pe1", "enclustra,mercury-sa2",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa2.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_sdmmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ SA2 on Mercury+ PE1 Base Board";
|
||||
compatible = "enclustra,mercury-sa2-pe1", "enclustra,mercury-sa2",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa2.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe3.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_qspi.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ SA2 on Mercury+ PE3 Base Board";
|
||||
compatible = "enclustra,mercury-sa2-pe3", "enclustra,mercury-sa2",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa2.dtsi"
|
||||
#include "socfpga_enclustra_mercury_pe3.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_sdmmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ SA2 on Mercury+ PE3 Base Board";
|
||||
compatible = "enclustra,mercury-sa2-pe3", "enclustra,mercury-sa2",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa2.dtsi"
|
||||
#include "socfpga_enclustra_mercury_st1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_qspi.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ SA2 on Mercury+ ST1 Base Board";
|
||||
compatible = "enclustra,mercury-sa2-st1", "enclustra,mercury-sa2",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,16 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "socfpga_cyclone5_mercury_sa2.dtsi"
|
||||
#include "socfpga_enclustra_mercury_st1.dtsi"
|
||||
#include "socfpga_enclustra_mercury_bootmode_sdmmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Enclustra Mercury+ SA2 on Mercury+ ST1 Base Board";
|
||||
compatible = "enclustra,mercury-sa2-st1", "enclustra,mercury-sa2",
|
||||
"altr,socfpga-cyclone5", "altr,socfpga";
|
||||
};
|
||||
|
|
@ -0,0 +1,12 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
&qspi {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mmc {
|
||||
bus-width = <8>;
|
||||
};
|
||||
|
|
@ -0,0 +1,8 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
&mmc {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
@ -0,0 +1,8 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
&qspi {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
@ -0,0 +1,33 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
&i2c_encl {
|
||||
status = "okay";
|
||||
|
||||
eeprom@57 {
|
||||
status = "okay";
|
||||
compatible = "microchip,24c128";
|
||||
reg = <0x57>;
|
||||
pagesize = <64>;
|
||||
label = "user eeprom";
|
||||
address-width = <16>;
|
||||
};
|
||||
|
||||
lm96080: temperature-sensor@2f {
|
||||
status = "okay";
|
||||
compatible = "national,lm80";
|
||||
reg = <0x2f>;
|
||||
};
|
||||
|
||||
si5338: clock-controller@70 {
|
||||
compatible = "silabs,si5338";
|
||||
reg = <0x70>;
|
||||
};
|
||||
|
||||
};
|
||||
|
||||
&i2c_encl_fpga {
|
||||
status = "okay";
|
||||
};
|
||||
|
|
@ -0,0 +1,55 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
&i2c_encl {
|
||||
i2c-mux@74 {
|
||||
status = "okay";
|
||||
compatible = "nxp,pca9547";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
reg = <0x74>;
|
||||
|
||||
i2c@0 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
reg = <0>;
|
||||
|
||||
eeprom@56 {
|
||||
status = "okay";
|
||||
compatible = "microchip,24c128";
|
||||
reg = <0x56>;
|
||||
pagesize = <64>;
|
||||
label = "user eeprom";
|
||||
address-width = <16>;
|
||||
};
|
||||
|
||||
lm96080: temperature-sensor@2f {
|
||||
status = "okay";
|
||||
compatible = "national,lm80";
|
||||
reg = <0x2f>;
|
||||
};
|
||||
|
||||
pcal6416: gpio@20 {
|
||||
status = "okay";
|
||||
compatible = "nxp,pcal6416";
|
||||
reg = <0x20>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&i2c_encl_fpga {
|
||||
status = "okay";
|
||||
|
||||
i2c-mux@75 {
|
||||
status = "okay";
|
||||
compatible = "nxp,pca9547";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
reg = <0x75>;
|
||||
};
|
||||
};
|
||||
|
|
@ -0,0 +1,15 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||||
/*
|
||||
* Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
|
||||
*/
|
||||
|
||||
&i2c_encl {
|
||||
si5338: clock-controller@70 {
|
||||
compatible = "silabs,si5338";
|
||||
reg = <0x70>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c_encl_fpga {
|
||||
status = "okay";
|
||||
};
|
||||
|
|
@ -247,7 +247,7 @@ nand_pins: nand-pins {
|
|||
marvell,function = "dev";
|
||||
};
|
||||
|
||||
nand_rb: nand-rb {
|
||||
nand_rb: nand-rb-pins {
|
||||
marvell,pins = "mpp41";
|
||||
marvell,function = "nand";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -322,7 +322,7 @@ nand_pins: nand-pins {
|
|||
marvell,function = "dev";
|
||||
};
|
||||
|
||||
nand_rb: nand-rb {
|
||||
nand_rb: nand-rb-pins {
|
||||
marvell,pins = "mpp19";
|
||||
marvell,function = "nand";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -4,6 +4,7 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += \
|
|||
mt6572-jty-d101.dtb \
|
||||
mt6572-lenovo-a369i.dtb \
|
||||
mt6580-evbp1.dtb \
|
||||
mt6582-alcatel-yarisxl.dtb \
|
||||
mt6582-prestigio-pmt5008-3g.dtb \
|
||||
mt6589-aquaris5.dtb \
|
||||
mt6589-fairphone-fp1.dtb \
|
||||
|
|
|
|||
|
|
@ -597,7 +597,7 @@ larb1: larb@16010000 {
|
|||
};
|
||||
|
||||
hifsys: syscon@1a000000 {
|
||||
compatible = "mediatek,mt2701-hifsys", "syscon";
|
||||
compatible = "mediatek,mt2701-hifsys";
|
||||
reg = <0 0x1a000000 0 0x1000>;
|
||||
#clock-cells = <1>;
|
||||
#reset-cells = <1>;
|
||||
|
|
|
|||
|
|
@ -0,0 +1,61 @@
|
|||
// SPDX-License-Identifier: GPL-2.0
|
||||
/*
|
||||
* Copyright (c) 2025 Cristian Cozzolino <cristian_ci@protonmail.com>
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
#include "mt6582.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Alcatel One Touch Pop C7 (OT-7041D)";
|
||||
compatible = "alcatel,yarisxl", "mediatek,mt6582";
|
||||
|
||||
aliases {
|
||||
serial0 = &uart0;
|
||||
};
|
||||
|
||||
chosen {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
stdout-path = "serial0:921600n8";
|
||||
|
||||
framebuffer: framebuffer@9fa00000 {
|
||||
compatible = "simple-framebuffer";
|
||||
memory-region = <&framebuffer_reserved>;
|
||||
width = <480>;
|
||||
height = <854>;
|
||||
stride = <(480 * 4)>;
|
||||
format = "r5g6b5";
|
||||
};
|
||||
};
|
||||
|
||||
memory@80000000 {
|
||||
device_type = "memory";
|
||||
reg = <0x80000000 0x20000000>;
|
||||
};
|
||||
|
||||
reserved-memory {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
connsys@9f900000 {
|
||||
reg = <0x9f900000 0x100000>;
|
||||
no-map;
|
||||
};
|
||||
|
||||
modem@9e000000 {
|
||||
reg = <0x9e000000 0x1800000>;
|
||||
no-map;
|
||||
};
|
||||
|
||||
framebuffer_reserved: framebuffer@9fa00000 {
|
||||
reg = <0x9fa00000 0x600000>;
|
||||
no-map;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&uart0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
|
@ -9,12 +9,12 @@
|
|||
/ {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
compatible = "mediatek,mt6582";
|
||||
interrupt-parent = <&sysirq>;
|
||||
|
||||
cpus {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
#address-cells = <1>;
|
||||
enable-method = "mediatek,mt6589-smp";
|
||||
|
||||
cpu@0 {
|
||||
device_type = "cpu";
|
||||
|
|
@ -38,91 +38,95 @@ cpu@3 {
|
|||
};
|
||||
};
|
||||
|
||||
uart_clk: dummy26m {
|
||||
compatible = "fixed-clock";
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <26000000>;
|
||||
};
|
||||
|
||||
system_clk: dummy13m {
|
||||
compatible = "fixed-clock";
|
||||
clock-frequency = <13000000>;
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <13000000>;
|
||||
};
|
||||
|
||||
rtc_clk: dummy32k {
|
||||
compatible = "fixed-clock";
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <32000>;
|
||||
#clock-cells = <0>;
|
||||
};
|
||||
|
||||
uart_clk: dummy26m {
|
||||
compatible = "fixed-clock";
|
||||
clock-frequency = <26000000>;
|
||||
#clock-cells = <0>;
|
||||
};
|
||||
soc {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
compatible = "simple-bus";
|
||||
ranges;
|
||||
|
||||
timer: timer@11008000 {
|
||||
compatible = "mediatek,mt6577-timer";
|
||||
reg = <0x10008000 0x80>;
|
||||
interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&system_clk>, <&rtc_clk>;
|
||||
clock-names = "system-clk", "rtc-clk";
|
||||
};
|
||||
watchdog: watchdog@10007000 {
|
||||
compatible = "mediatek,mt6582-wdt", "mediatek,mt6589-wdt";
|
||||
reg = <0x10007000 0x100>;
|
||||
};
|
||||
|
||||
sysirq: interrupt-controller@10200100 {
|
||||
compatible = "mediatek,mt6582-sysirq",
|
||||
"mediatek,mt6577-sysirq";
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <3>;
|
||||
interrupt-parent = <&gic>;
|
||||
reg = <0x10200100 0x1c>;
|
||||
};
|
||||
timer: timer@10008000 {
|
||||
compatible = "mediatek,mt6582-timer", "mediatek,mt6577-timer";
|
||||
reg = <0x10008000 0x80>;
|
||||
interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&system_clk>, <&rtc_clk>;
|
||||
};
|
||||
|
||||
gic: interrupt-controller@10211000 {
|
||||
compatible = "arm,cortex-a7-gic";
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <3>;
|
||||
interrupt-parent = <&gic>;
|
||||
reg = <0x10211000 0x1000>,
|
||||
<0x10212000 0x2000>,
|
||||
<0x10214000 0x2000>,
|
||||
<0x10216000 0x2000>;
|
||||
};
|
||||
sysirq: interrupt-controller@10200100 {
|
||||
compatible = "mediatek,mt6582-sysirq", "mediatek,mt6577-sysirq";
|
||||
reg = <0x10200100 0x1c>;
|
||||
interrupt-parent = <&gic>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <3>;
|
||||
};
|
||||
|
||||
uart0: serial@11002000 {
|
||||
compatible = "mediatek,mt6582-uart",
|
||||
"mediatek,mt6577-uart";
|
||||
reg = <0x11002000 0x400>;
|
||||
interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&uart_clk>;
|
||||
status = "disabled";
|
||||
};
|
||||
gic: interrupt-controller@10211000 {
|
||||
compatible = "arm,cortex-a7-gic";
|
||||
#interrupt-cells = <3>;
|
||||
interrupt-controller;
|
||||
interrupt-parent = <&gic>;
|
||||
reg = <0x10211000 0x1000>,
|
||||
<0x10212000 0x2000>,
|
||||
<0x10214000 0x2000>,
|
||||
<0x10216000 0x2000>;
|
||||
};
|
||||
|
||||
uart1: serial@11003000 {
|
||||
compatible = "mediatek,mt6582-uart",
|
||||
"mediatek,mt6577-uart";
|
||||
reg = <0x11003000 0x400>;
|
||||
interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&uart_clk>;
|
||||
status = "disabled";
|
||||
};
|
||||
uart0: serial@11002000 {
|
||||
compatible = "mediatek,mt6582-uart", "mediatek,mt6577-uart";
|
||||
reg = <0x11002000 0x400>;
|
||||
interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&uart_clk>;
|
||||
clock-names = "baud";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart2: serial@11004000 {
|
||||
compatible = "mediatek,mt6582-uart",
|
||||
"mediatek,mt6577-uart";
|
||||
reg = <0x11004000 0x400>;
|
||||
interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&uart_clk>;
|
||||
status = "disabled";
|
||||
};
|
||||
uart1: serial@11003000 {
|
||||
compatible = "mediatek,mt6582-uart", "mediatek,mt6577-uart";
|
||||
reg = <0x11003000 0x400>;
|
||||
interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&uart_clk>;
|
||||
clock-names = "baud";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart3: serial@11005000 {
|
||||
compatible = "mediatek,mt6582-uart",
|
||||
"mediatek,mt6577-uart";
|
||||
reg = <0x11005000 0x400>;
|
||||
interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&uart_clk>;
|
||||
status = "disabled";
|
||||
};
|
||||
uart2: serial@11004000 {
|
||||
compatible = "mediatek,mt6582-uart", "mediatek,mt6577-uart";
|
||||
reg = <0x11004000 0x400>;
|
||||
interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&uart_clk>;
|
||||
clock-names = "baud";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
watchdog: watchdog@10007000 {
|
||||
compatible = "mediatek,mt6582-wdt",
|
||||
"mediatek,mt6589-wdt";
|
||||
reg = <0x10007000 0x100>;
|
||||
uart3: serial@11005000 {
|
||||
compatible = "mediatek,mt6582-uart", "mediatek,mt6577-uart";
|
||||
reg = <0x11005000 0x400>;
|
||||
interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_LOW>;
|
||||
clocks = <&uart_clk>;
|
||||
clock-names = "baud";
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -744,8 +744,7 @@ vdecsys: syscon@16000000 {
|
|||
|
||||
hifsys: syscon@1a000000 {
|
||||
compatible = "mediatek,mt7623-hifsys",
|
||||
"mediatek,mt2701-hifsys",
|
||||
"syscon";
|
||||
"mediatek,mt2701-hifsys";
|
||||
reg = <0 0x1a000000 0 0x1000>;
|
||||
#clock-cells = <1>;
|
||||
#reset-cells = <1>;
|
||||
|
|
|
|||
|
|
@ -571,7 +571,7 @@ AT91_XDMAC_DT_PERID(11))>,
|
|||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(12))>;
|
||||
dma-names = "tx", "rx";
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
@ -642,7 +642,7 @@ AT91_XDMAC_DT_PERID(13))>,
|
|||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(14))>;
|
||||
dma-names = "tx", "rx";
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
@ -854,7 +854,7 @@ AT91_XDMAC_DT_PERID(15))>,
|
|||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(16))>;
|
||||
dma-names = "tx", "rx";
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
@ -925,7 +925,7 @@ AT91_XDMAC_DT_PERID(17))>,
|
|||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(18))>;
|
||||
dma-names = "tx", "rx";
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
@ -997,7 +997,7 @@ AT91_XDMAC_DT_PERID(19))>,
|
|||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(20))>;
|
||||
dma-names = "tx", "rx";
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -557,7 +557,7 @@ uart4: serial@200 {
|
|||
dma-names = "tx", "rx";
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
@ -618,7 +618,7 @@ uart6: serial@200 {
|
|||
clocks = <&pmc PMC_TYPE_PERIPHERAL 40>;
|
||||
clock-names = "usart";
|
||||
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
@ -643,7 +643,7 @@ uart7: serial@200 {
|
|||
dma-names = "tx", "rx";
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -824,7 +824,7 @@ uart4: serial@200 {
|
|||
dma-names = "tx", "rx";
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
@ -850,7 +850,7 @@ uart7: serial@200 {
|
|||
dma-names = "tx", "rx";
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
atmel,fifo-size = <16>;
|
||||
atmel,fifo-size = <32>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -11,7 +11,8 @@ dtb-$(CONFIG_ARCH_TEGRA_124_SOC) += \
|
|||
tegra124-nyan-big.dtb \
|
||||
tegra124-nyan-big-fhd.dtb \
|
||||
tegra124-nyan-blaze.dtb \
|
||||
tegra124-venice2.dtb
|
||||
tegra124-venice2.dtb \
|
||||
tegra124-xiaomi-mocha.dtb
|
||||
dtb-$(CONFIG_ARCH_TEGRA_2x_SOC) += \
|
||||
tegra20-acer-a500-picasso.dtb \
|
||||
tegra20-asus-sl101.dtb \
|
||||
|
|
|
|||
|
|
@ -48,6 +48,45 @@ host1x@50000000 {
|
|||
|
||||
ranges = <0x54000000 0x54000000 0x01000000>;
|
||||
|
||||
vi@54080000 {
|
||||
compatible = "nvidia,tegra114-vi";
|
||||
reg = <0x54080000 0x00040000>;
|
||||
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA114_CLK_VI>;
|
||||
resets = <&tegra_car 20>;
|
||||
reset-names = "vi";
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_VI>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epp@540c0000 {
|
||||
compatible = "nvidia,tegra114-epp";
|
||||
reg = <0x540c0000 0x00040000>;
|
||||
interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA114_CLK_EPP>;
|
||||
resets = <&tegra_car TEGRA114_CLK_EPP>;
|
||||
reset-names = "epp";
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_EPP>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
isp@54100000 {
|
||||
compatible = "nvidia,tegra114-isp";
|
||||
reg = <0x54100000 0x00040000>;
|
||||
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA114_CLK_ISP>;
|
||||
resets = <&tegra_car TEGRA114_CLK_ISP>;
|
||||
reset-names = "isp";
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_ISP>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
gr2d@54140000 {
|
||||
compatible = "nvidia,tegra114-gr2d";
|
||||
reg = <0x54140000 0x00040000>;
|
||||
|
|
@ -150,6 +189,31 @@ dsib: dsi@54400000 {
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
};
|
||||
|
||||
msenc@544c0000 {
|
||||
compatible = "nvidia,tegra114-msenc";
|
||||
reg = <0x544c0000 0x00040000>;
|
||||
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA114_CLK_MSENC>;
|
||||
resets = <&tegra_car TEGRA114_CLK_MSENC>;
|
||||
reset-names = "mpe";
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_MSENC>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
tsec@54500000 {
|
||||
compatible = "nvidia,tegra114-tsec";
|
||||
reg = <0x54500000 0x00040000>;
|
||||
interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA114_CLK_TSEC>;
|
||||
resets = <&tegra_car TEGRA114_CLK_TSEC>;
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_TSEC>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
gic: interrupt-controller@50041000 {
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load Diff
|
|
@ -103,6 +103,45 @@ host1x@50000000 {
|
|||
|
||||
ranges = <0 0x54000000 0 0x54000000 0 0x01000000>;
|
||||
|
||||
vi@54080000 {
|
||||
compatible = "nvidia,tegra124-vi";
|
||||
reg = <0x0 0x54080000 0x0 0x00040000>;
|
||||
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA124_CLK_VI>;
|
||||
resets = <&tegra_car 20>;
|
||||
reset-names = "vi";
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_VI>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
isp@54600000 {
|
||||
compatible = "nvidia,tegra124-isp";
|
||||
reg = <0x0 0x54600000 0x0 0x00040000>;
|
||||
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA124_CLK_ISP>;
|
||||
resets = <&tegra_car TEGRA124_CLK_ISP>;
|
||||
reset-names = "isp";
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_ISP2>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
isp@54680000 {
|
||||
compatible = "nvidia,tegra124-isp";
|
||||
reg = <0x0 0x54680000 0x0 0x00040000>;
|
||||
interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA124_CLK_ISPB>;
|
||||
resets = <&tegra_car TEGRA124_CLK_ISPB>;
|
||||
reset-names = "isp";
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_ISP2B>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
dc@54200000 {
|
||||
compatible = "nvidia,tegra124-dc";
|
||||
reg = <0x0 0x54200000 0x0 0x00040000>;
|
||||
|
|
@ -209,6 +248,31 @@ dsib: dsi@54400000 {
|
|||
#size-cells = <0>;
|
||||
};
|
||||
|
||||
msenc@544c0000 {
|
||||
compatible = "nvidia,tegra124-msenc";
|
||||
reg = <0x0 0x544c0000 0x0 0x00040000>;
|
||||
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA124_CLK_MSENC>;
|
||||
resets = <&tegra_car TEGRA124_CLK_MSENC>;
|
||||
reset-names = "mpe";
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_MSENC>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
tsec@54500000 {
|
||||
compatible = "nvidia,tegra124-tsec";
|
||||
reg = <0x0 0x54500000 0x0 0x00040000>;
|
||||
interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA124_CLK_TSEC>;
|
||||
resets = <&tegra_car TEGRA124_CLK_TSEC>;
|
||||
|
||||
iommus = <&mc TEGRA_SWGROUP_TSEC>;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
sor@54540000 {
|
||||
compatible = "nvidia,tegra124-sor";
|
||||
reg = <0x0 0x54540000 0x0 0x00040000>;
|
||||
|
|
|
|||
|
|
@ -64,7 +64,7 @@ mpe@54040000 {
|
|||
|
||||
vi@54080000 {
|
||||
compatible = "nvidia,tegra20-vi";
|
||||
reg = <0x54080000 0x00040000>;
|
||||
reg = <0x54080000 0x00000800>;
|
||||
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA20_CLK_VI>;
|
||||
resets = <&tegra_car 20>;
|
||||
|
|
@ -72,6 +72,23 @@ vi@54080000 {
|
|||
power-domains = <&pd_venc>;
|
||||
operating-points-v2 = <&vi_dvfs_opp_table>;
|
||||
status = "disabled";
|
||||
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
ranges = <0x0 0x54080000 0x4000>;
|
||||
|
||||
csi: csi@800 {
|
||||
compatible = "nvidia,tegra20-csi";
|
||||
reg = <0x800 0x200>;
|
||||
clocks = <&tegra_car TEGRA20_CLK_CSI>;
|
||||
power-domains = <&pd_venc>;
|
||||
#nvidia,mipi-calibrate-cells = <1>;
|
||||
status = "disabled";
|
||||
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
epp@540c0000 {
|
||||
|
|
|
|||
|
|
@ -150,8 +150,8 @@ mpe@54040000 {
|
|||
};
|
||||
|
||||
vi@54080000 {
|
||||
compatible = "nvidia,tegra30-vi";
|
||||
reg = <0x54080000 0x00040000>;
|
||||
compatible = "nvidia,tegra30-vi", "nvidia,tegra20-vi";
|
||||
reg = <0x54080000 0x00000800>;
|
||||
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&tegra_car TEGRA30_CLK_VI>;
|
||||
resets = <&tegra_car 20>;
|
||||
|
|
@ -162,6 +162,26 @@ vi@54080000 {
|
|||
iommus = <&mc TEGRA_SWGROUP_VI>;
|
||||
|
||||
status = "disabled";
|
||||
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
ranges = <0x0 0x54080000 0x4000>;
|
||||
|
||||
csi: csi@800 {
|
||||
compatible = "nvidia,tegra30-csi";
|
||||
reg = <0x800 0x200>;
|
||||
clocks = <&tegra_car TEGRA30_CLK_CSI>,
|
||||
<&tegra_car TEGRA30_CLK_CSIA_PAD>,
|
||||
<&tegra_car TEGRA30_CLK_CSIB_PAD>;
|
||||
clock-names = "csi", "csia-pad", "csib-pad";
|
||||
power-domains = <&pd_venc>;
|
||||
#nvidia,mipi-calibrate-cells = <1>;
|
||||
status = "disabled";
|
||||
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
epp@540c0000 {
|
||||
|
|
|
|||
Some files were not shown because too many files have changed in this diff Show More
Loading…
Reference in New Issue